	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
А	Vendor change for 2.5 V I/O capability in sections 1.3, 1.4, 3.2.9, and 6.9; table IA; Figures 2, 5, and 6 Ilb	16-03-21	Charles F. Saffle
В	Vendor change 4.4.3a and add footnote 4 for Group D testing in table IIA. Update boilerplate to reflect current MIL-PRF-38535 requirements. – IIb	19-02-01	Charles F. Saffle
С	Vendor change labels and add dimension A2 to figure 1. Vendor correct figure 1 dimensions table. Update to current MIL-PRF-38535 requirements. – Ilb	20-06-05	James R. Eschmeyer





											;	SHEET	•	1	OF 2	25				
AMS	SC N/A			REV	ISION I					SI			GE CO 67268			5	962-	1321	2	
DEPAF AND AGEN DEPARTMEN	CIES	OF THE	_	DRA	WING A		OVAL C 6-30	ATE		16MBIT, RADIATION-HARDENED, NONVOLATILE RANDOM ACCESS MEMORY (NVRAM), MONOLITHIC SILICON										
APPROVED BY THIS DRAWING IS AVAILABLE APPROVED BY Charles F. Saffle MICROCIRCUIT, MEMORY,					,															
STAM MICRO DRA		CUIT			CKED aura Le		ranhan	n		COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime										
PMIC N/A					PARED aura Le		ranhan	n								MAR		_		
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
REV STATUS			•	REV	,		С	С	С	С	С	С	С	С	С	С	С	С	С	С
SHEET	15	16	17	18	19	20	21	22	23	24	25									
REV	С	С	С	С	С	С	С	С	С	С	С									
SHEET																				
REV																				


DSCC FORM 2233 APR 97


1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:











1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Temp Range	<u>Configuration</u>
01	HXNV01600	Rad-hard 16Mb Non-Volatile MRAM	-40 to +125°C	<u>1</u> / <u>2</u> / <u>3</u> /

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	76	Shielded ceramic quad flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

^{3/} Device type 01, when provided as class Q, will have additional testing as defined in section 4.2.1.d.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 2

 $[\]underline{1}$ / Device type 01 is susceptible to magnetic fields.

^{2/} Device type 01 can be configured as either a 1048576 word x 16 bit device or a 2097152 word x 8 bit device.

1.3 Absolute maximum ratings. 1/ 2/		
Supply voltage range I/O (V _{DDIO})	-0.5 V dc to +4.6 V dc	
Supply voltage range Core (V _{DDD})		
DC input voltage range (V _{IN})		
DC output voltage range (Vout)		
DC or average output current (IoUT)		3/
Storage temperature		<u>3</u> / <u>4</u> / <u>5</u> /
Lead temperature (soldering 5 seconds)		<u>+</u> /
		<u>J</u> /
Thermal resistance, junction to case (θυς) Output voltage applied to high Z-state		
		G/
Maximum power dissipation		<u>6</u> / <u>4</u> /
Case operating temperature range (Tc)		<u>4</u> /
Maximum junction temperature (T _J)		- ,
Magnetic Field Exposure (write)		<u>7/</u>
Magnetic Field Exposure (read, standby or unbiased)		<u>7</u> /
Data Retention (-40°C to +105°C)		
Endurance (-40°C to +105°C)	1x10¹⁵ cycles	<u>4</u> /
4.4. Decomposed of executing conditions		
1.4 Recommended operating conditions.	201/4-4-261/4-	
Supply voltage range 3.3V I/O (VDDIO)		
Supply voltage range 2.5V I/O (V _{DDIO})		
Supply voltage range Core (V _{DDD})		
Supply voltage reference (Vss)		
High level input voltage range (V⊩)		
Low level input voltage range (V _{IL})		
Voltage on any pin (V _{IN})		
Case operating temperature range (T _C)		<u>4</u> / <u>4</u> /
Storage temperature range (Tstore)	40°C to +150°C	<u>4</u> /
1.5 <u>Digital logic testing for device classes Q and V.</u>		
Fault coverage measurement of manufacturing		
logic tests (MIL-STD-883, method 5012)	99.99 percent	
1.6 Radiation features 8/		
Maximum total ionizing dose available (dose rate = 50 – 300 rad(Si)/s)	1 Mrad(Si)	
Single event phenomenon (SEP):	i iviiau(Si)	
	< 120 Ma\/ am ² /ma	
No single event latch-up (SEL) occurs at effective LET (see 4.4.4.4)		
Heavy ion single event upset error rate (SER)		
Proton Single event upset error rate (SER)		
Neutron irradiation (1MeV equivalent)		
Dose rate data induced upset (dose rate duration ≤ 20ns)	1 x10 ¹⁰ rad(Si)/s	
Dose rate survivability (dose rate duration ≤ 20ns)	1 x10 ¹² rad(Si)/s	
Latch-up	` ,	
Editori up		

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ All voltages are referenced to Vss.
- 3/ Time at Absolute Rating shall not exceed one second.
- 4/ See section 3.2.10.
- 5/ Maximum soldering temperature can be maintained for no more than 180 seconds over the lifetime of the part. Resistance to Soldering Heat is compliant with MIL-STD-883, method 2036, Table 2036-1 Test Conditions B, H and I.
- 6/ Operating power dissipation plus output driver power dissipation due to external load must not exceed this specification.
- 7/ Limits shown are guaranteed at T_C = +25°C ±5°C.
- 8/ For details on RHA parameters and test results, contact the vendor.
- 9/ Projected performance based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100 mil Aluminum shield using Weibull parameters based on an analysis of test data and simulation results. Weibull parameters and other relevant attributes are available from the vendor upon request to calculate projected SER performance for other orbits and environments.
- 10/ Guaranteed but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://quicksearch.dla.mil.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of these documents are available online at https://www.astm.org.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth tables. The truth tables shall be as specified on figure 3.
 - 3.2.4 Block diagram. The block diagram shall be as specified on figure 4.
 - 3.2.5 Output load circuit. The output load circuit for functional tests shall be as specified on figure 5.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	4

- 3.2.6 <u>Timing characteristics and waveforms</u>. The AC timing characteristics and waveforms shall be as specified on Figures 5 and 6, and applies to capacitance, read cycle, and write cycle measurements unless otherwise specified.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.2.8 <u>Functional tests</u>. Various functional tests used to test this device are contained in Appendix A (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.2.8.1 <u>Voltage Regulator tests</u>. This microcircuit contains an onboard voltage regulator necessary for proper operation of the device. The voltage regulator is enabled by default and cannot be disabled by the user. All testing specified by this drawing is performed with the voltage regulator enabled. Voltage regulator disabled testing performed by the manufacturer shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request.
- 3.2.8.2 <u>Error Correction Circuitry (ECC) tests</u>. This microcircuit contains onboard error detection and correction circuitry necessary for proper operation of the device. The ECC is enabled by default and cannot be disabled by the user. All testing specified by this drawing is performed with ECC enabled. ECC disabled testing performed by the manufacturer shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request.
- 3.2.8.3 Non-Volatility tests. This memory microcircuit retains data in the absence of applied power. Non-volatility testing performed by the manufacturer shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request
- 3.2.9 Power-Up/Down Sequence. The power-up/down sequence shall be as shown in figure 6. The MRAM is protected from write operations whenever V_{DDD} is less than V_{DDDWI} which was designed for approximately 2.65V and whenever V_{DDIO} is less than V_{DDIOWI} which was designed for approximately 1.90V. As soon as V_{DDD} is equal to or exceeds V_{DDIO} (min) and V_{DDIO} is equal to or exceeds V_{DDIO} (min), there is a startup time of 2 ms before read and write operations can start. This time allows memory power supplies to stabilize. The CLK and WE pins need to be held low (V_{IL} or lower) until after the 2 ms startup is complete. During power loss or brownout where V_{DDD} goes below V_{DDDWI} or V_{DDIO} goes below V_{DDIOWI} , writes are protected and a startup time must be observed when V_{DDD} returns equal to or greater than V_{DDD} (min). Ramp rates on the V_{DDD} and V_{DDIO} supply should not exceed 1 second in duration for either rising or falling.
- 3.2.10 Operating and Storage Life. Operating and storage life is up to 15 years for case temperatures up to 105°C; and up to 2 years for temperatures above 105°C up to 125°C. In addition, storage life is up to 504 hours for temperatures above 125°C up to 150°C. Within these bounds, performance requirements will be met. For applications outside these bounds, or for additional Magnetic Tunnel Junction (MTJ) operating and storage time information, contact the manufacturer.
- 3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 5

- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Read/Write cycle Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This reprogrammability test shall be done for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the temperature range listed in section 1.3 herein. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.
- 3.9 <u>Data Retention (device powered or unpowered)</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the temperature range listed in section 1.3 herein. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

STANDARD MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-13212
	REVISION LEVEL C	SHEET 6

	TABLE IA.	Electrical	performance	characteristics.	1/ 2/
--	-----------	------------	-------------	------------------	-------

Test	Symbol		Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Standby Current	I _{DDD_SB} I _{DDIO_SB}	-40°C ≤ T _C ≤ +25°C	1, 2, 3	All		10 1.5	mA
Standby Current	I _{DDD_SB} I _{DDIO_SB}	25°C < T _C ≤ +125°C	1, 2, 3	All		15 3	mA
Input Leakage <u>3</u> /	I _{ILK}	V _{IN} = 3.6 V	1, 2, 3	All		10	μA
Output Leakage <u>3</u> /	I _{OLK}	V _{OUT} = 3.6 V	1, 2, 3	All		100	μA
Low Level Output Voltage 3/	VoL	V _{DDIO} = 2.25 V, I _{OL} = 6 mA V _{DDIO} = 3.00 V, I _{OL} = 6 mA	1, 2, 3	All		0.5	V
High Level Output Voltage 3/	V _{OH}	V _{DDIO} = 2.25 V, I _{OH} = -6 mA V _{DDIO} = 3.0 V, I _{OH} = -6 mA	1, 2, 3	All	1.75 2.50		V
Read Operating Supply Current, Low Frequency	IDDDOP_R1 IDDIOOP_R1	f = 1MHz, CE_B, WE = V _{SS} , OE = V _{DDIO}	1, 2, 3	All		30 10	mA
Write Operating Supply Current, Low Frequency	IDDDOP_W1 IDDIOOP_W1	f = 1MHz, CE_B,OE = V _{SS} , WE = V _{DDIO} DQ = vector controlled	1, 2, 3	All		50 10	mA
Read Operating Supply Current, Max Frequency	I _{DDDOP_R9} I _{DDIOOP_R9}	f = 9MHz, CE_B, WE = V _{SS} , OE = V _{DDIO}	1, 2, 3	All		60 30	mA
Write Operating Supply Current, Max Frequency	IDDDOP_W7 IDDIOOP_W7	f = 9MHz, CE_B,OE = V _{SS} , WE = V _{DDIO} , DQ = vector controlled	1, 2, 3	All		100 10	mA
Input Capacitance <u>4</u> /	C _{IN}	V _{IN} = V _{DDIO} or V _{SS} , f = 1MHz	4	All		12	pF
Output Capacitance 4/	Соит	V _{IN} = V _{DDIO} or V _{SS} , f = 1MHz	4	All		15	pF
Functional tests <u>5</u> / <u>6</u> /			7, 8	All			
Address Setup Time 6/	Tads	See Figures 5 & 6	9, 10, 11	All	5		ns
Address Hold Time 6/	Tadh		9, 10, 11	All	15		ns
WE Setup Time 6/	Twes		9, 10, 11	All	5		ns
WE Hold Time 6/	Tweh		9, 10, 11	All	15		ns
CE_B Setup Time 6/	Tcebs		9, 10, 11	All	5		ns
CE_B Hold Time 6/	Tcebh		9, 10, 11	All	15		ns
DQ valid with respect to rising edge of CLK <u>6</u> /	Tclkdv		9, 10, 11	All	50	95	ns
CLK low to DQ Hi-z 6/	Tclkhz		9, 10, 11	All	1	15	ns
OE access time 6/	Toedv		9, 10, 11	All	1	15	ns
OE de-asserted to outputs Hi-z 6/	Toehz		9, 10, 11	All		15	ns
Read Cycle Time 7/	Tminr		9, 10, 11	All	120		ns
Data Setup Time 6/	Tdqs		9, 10, 11	All	5		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A
DLA LAND AND MARITIME COLUMBUS. OHIO 43218-3990	
COLONIDOS, OF 11O 432 10-3990	

SIZE A		5962-13212
	REVISION LEVEL C	SHEET 7

TABLE IA. Electrical performance characteristics. - Continued. 1/2/

Test	Symbol		Group A subgroups	Device type	Lim	iits	Unit
		unless otherwise specified			Min	Max	
Data Hold Time <u>6</u> /	Tdqh	See Figures 5 & 6	9, 10, 11	All	15		ns
Write Cycle Time 7/	Tminw		9, 10, 11	All	140		ns
Clock Low Time 6/	Tlo		9, 10, 11	All	15		ns
Clock High Time 6/	Thi		9, 10, 11	All	15		ns
AUTOINCR Setup Time 6/	Tais_ar		9, 10, 11	All	5		ns
AUTOINCR Hold Time 6/	Taih_ar		9, 10, 11	All	15		ns
INIT, DONE, OVERFLOW_IN (Controls) Setup Time 6/	Tacs_ar		9, 10, 11	All	5		ns
INIT, DONE, OVERFLOW_IN (Controls) Hold Time 6/	Tach_ar		9, 10, 11	All	15		ns
DQ valid with respect to rising edge of CLK 6/	Tclkkdv_ar		9, 10, 11	All	50	95	ns
Rising Edge of Clock to Overflow High 6/	Tovrf_ar		9, 10, 11	All		10	ns
CE_B access time 6/	Tcebdv_ar		9, 10, 11	All		15	ns
CE_B de-asserted to outputs Hi-z <u>6</u> /	Tcebhz_ar		9, 10, 11	All	1	15	ns
AUTOINCR Cycle Time 7/	Tminr_ar		9, 10, 11	All	120		ns
AUTOINCR Clock High Time 6/	Thi_ar		9, 10, 11	All	15		ns
AUTOINCR Clock Low Time 6/	Tlo_ar		9, 10, 11	All	15		ns

- 1/ Pre-irradiation values for RHA marked devices shall also be the post-irradiation values unless otherwise specified.
- $\overline{2}$ / When performing post-irradiation electrical measurements for any RHA level T_A = +25°C. Limits shown are guaranteed at T_A = +25°C ±5°C.
- 3/ Applies only to pins specified for customer use.
- 4/ See paragraph 4.4.1.c. This parameter shall be tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in Table IA.
- 5/ See paragraphs 3.2.8 (including subparagraphs 3.2.8.1 and 3.2.8.2) and 4.4.1.b.
- <u>6</u>/ See paragraphs 3.2.8.1 and 3.2.8.2.
- 7/ Test performed using a functional vector at the specified timing.

STANDARD	S
MICROCIRCUIT DRAWING	
DLA LAND AND MARITIME	
COLUMBUS, OHIO 43218-3990	


SIZE A		5962-13212
	REVISION LEVEL C	SHEET 8

TABLE IB. SEP Test Limits 1/2/

Device Type	Particle Type	Bias V _{DDD} = 3.0V Single Event Upset Error Rate (SER) <u>3</u> / (Adam's 90% environment)	Bias V_{DDD} = 3.6V No single event latch-up (SEL) occurs at effective LET $\underline{4}$ /
All	Heavy ion	1 x10 ⁻¹⁰ upsets/bit-day <u>5</u> /	120 MeV-cm ² /mg
All	Proton	1 x10 ⁻¹¹ upsets/bit-day <u>5</u> /	-

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- Z/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Power Supply = the worst case of the min and max of the Power Supply range defined in 4.4.4.4 herein. Temperature = the worst case of the min and max of the Temperature range defined in 4.4.4.4 herein.
- 4/ Power Supply = the max of the Power Supply range defined in 4.4.4.4 herein. Temperature = the max of the Temperature range defined in 4.4.4.4 herein.
- 5/ Projected performance based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield using Weibull parameters based on an analysis of test data (see 4.4.4.4) and simulation results. Weibull parameters and other relevant attributes are available from the vendor upon request to calculate projected upset rate performance for other orbits and environments.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 9



- 1. Controlling dimensions are in millimeters, inches dimensions are given for reference only.
- 2. Dimension A is the total thickness of the top shield, lid, seal ring, ceramic body, bottom shield, and shield adhesives.
- 3. Not applicable to this case outline.
- 4. The bottom shield is square and dimension E6 represents dimensions D6 and E6.

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 10

Case X - Continued

Symbol		Millimeters			Inches	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	3.851	4.292	4.734	.152	.169	.186
A1	1.282	1.422	1.562	.050	.056	.062
A2	0.559	0.610	0.660	.022	.024	.026
b	0.36	0.41	0.46	0.14	.016	.018
С	0.10	0.15	0.20	.004	.006	.008
D1/E1	28.91	29.21	29.51	1.138	1.150	1.162
D2/E2		22.86			.900	
D3	24.895	25.095	25.295	0.980	0.988	0.996
D4	22.711	22.911	23.111	0.894	0.902	0.910
D5	22.581	22.708	22.835	0.889	0.894	0.899
E3	21.670	21.870	22.070	0.853	0.861	0.869
E4	19.485	19.685	19.885	0.767	0.775	0.783
E5	19.355	19.482	19.609	0.762	0.767	0.772
D6/E6	26.543	26.670	26.797	1.045	1.050	1.055
е		1.27			.050	
L1	10.160	10.414	10.668	0.400	0.410	0.420

NOTE: The package is assembled with four on-package CDR33 chip capacitors 0.1uF with 50V rating which meet approved criteria and are similar to MIL-PRF-123 capacitors. Two capacitors placed between V_{DDIO} and V_{SS} improve noise sensitivity for I/O switching and dose rate hardness. A is height of package including the capacitors.

FIGURE 1. Case outline - Continued.

STANDARD				
MICROCIRCUIT DRAWING				
DLA LAND AND MARITIME				
COLUMBUS, OHIO 43218-3990				

SIZE A		5962-13212
	REVISION LEVEL C	SHEET 11

Pin Number Number 1 Vss 39 Vss 2 TESTIN1 (Vss) 40 DQ12 1/ J/ DQ13 4 TESTIN3 (Vss) 42 DQ14 1/ DQ3 43 DQ15 6 VDDIO 44 VDDIO 7 DQ2 45 TESTOUT5 2/ 8 TESTOUT1 2/ 46 A19 9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN5 (Vss) 54 DQ9 1/ TESTIN6 (Vss) 55 DQ8 1/ DQ4 59 A16 22 OVERFLOW_O 60	Package	Function	Package	Function
1 Vss 39 Vss 2 TESTIN1 (Vss) 40 DQ12 1/ 1/ DQ13 4 TESTIN3 (Vss) 42 DQ14 1/ 5 DQ3 43 DQ15 6 VDDIO 44 VDDIO 7 DQ2 45 TESTOUT5 2/ 8 TESTOUT1 2/ 46 A19 9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT3 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN6 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 55 DQ8 20 Vss 58 Vss 20<				
2 TESTIN1 (Vss) 1/2 DQ12 3 TESTIN2 (VDDIO) 41 DQ13 4 TESTIN3 (Vss) 42 DQ14 5 DQ3 43 DQ15 6 VDDIO 44 VDDIO 7 DQ2 45 TESTOUT5 2/ 8 TESTOUT1 2/ 46 A19 9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1// 17 TESTIN5 (Vss) 55 DQ8 1// 18 TESTIN6 (Vss) 55 DQ8 1// 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		Voc		Voc
1/		TESTINI (\/oo)		
1/		1/		
1/ 5 DQ3		1/		
6 VDDIO 44 VDDIO 7 DQ2 45 TESTOUTS 2/ 8 TESTOUT1 2/ 46 A19 9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ 19 Vss 55 DQ8 1/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10	-	1/		
7 DQ2 45 TESTOUT5 2/ 8 TESTOUT1 2/ 46 A19 9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ 1/ TESTOUT7 2/ 1/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_O 60 A14 24 A1 62 A10 25 VDDIO 63 VDDIO 26				
8 TESTOUT1 2/ 46 A19 9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ 1/ TESTOUT7 2/ 1/ 1/ <td></td> <td></td> <td></td> <td></td>				
9 TESTOUT2 2/ 47 A17 10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE			45	
10 TESTOUT3 2/ 48 TESTOUT6 2/ 11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 <td></td> <td></td> <td></td> <td></td>				
11 TESTOUT4 2/ 49 A18 12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68				
12 DQ5 50 A20 13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	10	TESTOUT3 <u>2</u> /		
13 DQ6 51 DQ11 14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 17 TESTIN5 (Vss) 55 DQ8 1/ 1/ 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4				
14 VDDD 52 VDDD 15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	12	DQ5	50	A20
15 DQ7 53 DQ10 16 TESTIN4 (Vss) 54 DQ9 1/ TESTIN5 (Vss) 55 DQ8 1/ TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4			51	
16 TESTIN4 (Vss) 54 DQ9 17 TESTIN5 (Vss) 55 DQ8 18 TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		V _{DDD}	52	V _{DDD}
1/	15	DQ7	53	
1/ 18 TESTIN6 (Vss) 56 TESTOUT7 2/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		1/	54	DQ9
1/ 19 Vss 57 Vss 20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		1/		
20 Vss 58 Vss 21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	18	1/		TESTOUT7 <u>2</u> /
21 DQ4 59 A16 22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		Vss		
22 OVERFLOW_O 60 A14 23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		Vss	58	Vss
23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	21		59	A16
23 OVERFLOW_I 61 A12 24 A1 62 A10 25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	22	OVERFLOW_O	60	A14
25 VDDIO 63 VDDIO 26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	23		61	A12
26 A3 64 A8 27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4		A1	62	A10
27 A5 65 A6 28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4	25	V _{DDIO}	63	V _{DDIO}
28 A7 66 CLK 29 A9 67 WE 30 CE_B 68 A4				
29 A9 67 WE 30 CE_B 68 A4	27		65	
29 A9 67 WE 30 CE_B 68 A4				
30 CE_B 68 A4	29	A9	67	
1 1	30	CE_B	68	
	31	OE	69	A2
32 INIT 70 AUTO_INCR				AUTO_INCR
33 V _{DDD} 71 V _{DDD}	33		71	
34 DONE 72 X8		DONE		X8
35 A11 73 A0	35	A11	73	
36 A13 74 DQ0				
37 A15 75 DQ1			75	
38 V _{SS} 76 V _{SS}	38		76	

 $[\]underline{1}/$ This input signal is for the manufacturer's use only. This pin must be connected as shown in the parentheses.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	12

^{2/} This output signal is for the manufacturer's use only. This pin must be left unconnected.

Functional

CLK	CE_B	WE	AUTO_INCR	INIT	DONE	OVERFLOW_IN	Function
R	0	0	0	Х	Х	Х	Read Cycle
R	0	1	0	Х	Х	Х	Write Cycle
R	1	Х	Х	Х	Х	Х	Chip Disable
R	0	Х	1	1	0	1	Read Cycle <u>1</u> /
R	Х	Х	1	0	Х	Х	Chip Disable 1/
R	Х	Х	1	Х	1	Х	Chip Disable 1/
R	Х	Х	1	Х	Х	0	Chip Disable 1/

^{1/} Auto increment functions

Output Driver

Function	CLK	OE	CE_B	Data Outputs
Read Cycle	1	1	Х	Active 1/
Read Cycle	1	0	Х	Hi-Z
Read Cycle	0	Χ	Х	Hi-Z
Write Cycle	Х	Х	Х	Hi-Z
Chip Disable	Х	Х	Х	Hi-Z
Auto Increment Read Cycle	Х	Χ	0	Active
Auto Increment Read Cycle	Х	Х	1	Hi-Z

 $[\]underline{1}$ / Will become active only after sense amp operation is complete.

NOTE: For all truth tables, TESTIN* pins must be in the states shown in the Figure 2.

FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	13





FIGURE 4. Block diagram.


STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-13212
		REVISION LEVEL C	SHEET 14

TIMING INPUT / OUTPUT REFERENCES



Notes:

- (1) Input rise and fall times = 1 ns between 90% and 10% levels.
- (2) Timing parameter reference voltage level.
- (3) ss: Low-Z VOH and VOL steady-state output voltage.
- (4) High-Z output pin pulled to VLOAD by Reference Load Circuit.




NOTE: Set to 5pF for t*hz (Low-Z to High-Z) timing parameters

I/O Type	VIHac	VILac	VREF	VLOAD
2.5 V or 3.3V CMOS	V _{DDIO}	VSS	V _{DDIO} /2	V _{DDIO} /2

FIGURE 5. Output load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	15

Read Cycle Timing



Read Cycle Timing Auto-Increment Mode





FIGURE 6. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	16



Power-Up/Down Sequence




FIGURE 6. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 17

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. Capacitors are added to the package after mechanical screening.
 - 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
 - d. Additional screening for device class Q shall be done per approved QM plan and include:
 - (1) Internal visual, TM 2010 condition A
 - (2) X-ray (top view only)
 - (3) PIND
 - (4) Serialization
 - (5) 240-hour dynamic burn-in, delta, read and record (in place of standard class Q burn-in)
 - (6) Static Burn-in, delta, read and record
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	18

TABLE IIA. Electrical test requirements.

Test requirements	_	roups
	,	dance with
	MIL-PRF-38	3535, table III)
	Device	Device
	class Q	class V
Pre burn-in electrical	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
parameters (see 4.2)		
Dynamic burn-in	Required	Required
(method 1015)		
Interim electrical	Not Applicable	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11, Δ
parameters (see 4.2)		<u>1</u> / <u>2</u> /
Static burn-in	Not Required	Required
(method 1015)		
Final electrical	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11, Δ
parameters (see 4.2)	<u>1</u> /	<u>1</u> / <u>2</u> /
Group A test	1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11
requirements (see 4.4)	<u>3</u> /	<u>3</u> /
Group C end-point electrical	1, 2, 3, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Δ
parameters (see 4.4)		<u>2</u> /
Group D end-point electrical	1, 7	1, 7
parameters (see 4.4)	<u>4</u> /	<u>4</u> /
Group E end-point electrical	1, 7, 9	1, 7, 9
parameters (see 4.4)		

^{1/ *} indicates PDA applies to subgroups 1 and 7.

TABLE IIB. Burn-In and operating life test delta parameters (25°C).

Symbol	Parameter	Delta limits 1/2/
I _{DD} SB	V _{DDD} Standby Current	±10% or 1 mA, whichever is greater
lilk	Input Leakage Current	±1 μA
lolk	Output Leakage Current	±10 μA

^{1/} The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	19

 $[\]underline{2}$ / Δ indicates delta limit (see Table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous electrical parameter tests.

<u>3</u>/ See paragraph 4.4.1.

^{4/} See paragraph 4.4.3.

^{2/} Parameter shifts for leakage parameters are calculated at +25°C only.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- 4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein. The sample size for Group D Subgroups 3 through 5 shall be 5(0) with acceptance on zero failures.
 - a. End-point electrical test may occur after magnetic shield removal and shall be limited to DC tests. While electrical testing after shield removal may result in functional failures induced by stray magnetic fields, any functional failures induced by stray magnetic fields while performing Group D inspection shall not be the basis for a Group D failure.
 - b. Fine and Gross Leak testing shall be performed after magnetic shield removal. Failure to remove magnetic shields prior to leak testing may result in false failures caused by the presence of the magnetic shield adhesive. This applies to all methods of leak testing specified in MIL-STD-883, Method 1014, including Condition B1 radioisotope fine leak.
 - c. MIL-STD-883, Method 1018 shall be performed after magnetic shield removal. Failure to remove magnetic shields prior to IGA may result in false failures caused by the presence of the magnetic shield adhesive.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed in accordance with MIL-STD-883 method 1019, and as specified herein. The post-anneal end-point electrical parameter limits shall be as specified in Table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.2 <u>Dose rate induced latch-up testing</u>. When specified by the procuring activity, dose rate induced latch-up testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. When specified by the procuring activity, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.
 - a. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 20

- 4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be normal to the die surface and 60 degrees to the normal, inclusive (i.e., 0° ≤ angle ≤ 60°). No shadowing of the ion beam due to fixturing or package related effects are allowed.
 - b. The fluence shall be \geq than 100 errors or \geq 10⁷ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ion/cm²/s. The cross section shall be verified to be flux independent by measuring the cross section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 microns in silicon.
 - e. The upset test temperature shall be +25°C±10°C. The latchup test temperature shall be at the maximum rated operating temperature ±10°C.
 - f. The Power Supply shall be within the recommended operating range.
 - g. For SEP test limits see Table IB herein.
 - h. Testing shall be performed using True and Complement or other test patterns that sensitize the part to possible upsets caused by particles interacting with the circuitry.
- 4.4.4.5 <u>Neutron testing</u>. When required by the customer, Neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein (see 1.6). All device classes must meet the post irradiation end-point electrical parameter limits as defined in Table IA, for the subgroups specified in Table IIA herein at $T_A = +25^{\circ}C \pm 5^{\circ}C$ after an exposure of 2 x 10^{12} neutrons/cm² (minimum).
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in Table IIB, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta limit compliance. The electrical parameters to be measured, with associated delta limits are listed in Table IIB.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

STANDARD		
MICROCIRCUIT DRAWING	ì	

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-13212
	REVISION LEVEL C	SHEET 21

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied::
 - a. RHA test conditions (TID, DRU, DRS, and SEP).
 - b. Number of upsets (SEU).
 - c. Number of transients (SET).
 - d. Occurrence of latch-up (SEL).
- 6.8 <u>Package Shield Information</u>. Fine and Gross Leak testing shall be performed after magnetic shield removal. Internal Gas Analysis shall be performed after magnetic shield removal. Failure to remove magnetic shields prior to leak testing or IGA may result in false failures due to absorption by the shield adhesive. Contact the manufacturer for shield removal process instructions.

STANDARD		
MICROCIRCUIT DRAWING		

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-13212
	REVISION LEVEL C	SHEET 22

6.9 Signal definitions.

CLK Rising edge initiates an access of memory. A(20:0), WE and DQ(15:0) are latched on the rising edge. High level required for DQ(15:0) outputs to be enabled. CE_B Active low chip enable. High state at rising edge of clk disables chip (no memory access and outputs go to Hi-Z). Low state at rising edge enables an access of the memory. A(20:0) Address Word Input. A(20) is MSB, A(0) is LSB. In 16 bit configuration, A(20) is not used and should be tied to Vss. DQ(15:0) Data Input/Output Signals. Bi-directional data pins which serve as data outputs during a read operation and as data inputs during a write operation. When in X8 mode, only DQ(7:0) are active and DQ(15:8) pins should be tied to VSS. WE Write Enable. Active high write enable. High state at rising edge of CLK initiates a write cycle. Low state at rising edge of CLK initiates a read cycle. OE Output Enable. Active high output enable. X8 Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or Vpbio depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VpdDD DC Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FiGURE 2 Terminal Connections diagram to either Vss or VpdDo.		
CE_B Active low chip enable. High state at rising edge of clk disables chip (no memory access and outputs go to Hi-Z). Low state at rising edge enables an access of the memory. A(20:0) Address Word Input. A(20) is MSB, A(0) is LSB. In 16 bit configuration, A(20) is not used and should be tied to Vss. DQ(15:0) Data Input/Output Signals. Bi-directional data pins which serve as data outputs during a read operation and as data inputs during a write operation. When in X8 mode, only DQ(7:0) are active and DQ(15:8) pins should be tied to VSS. WE Write Enable. Active high write enable. High state at rising edge of CLK initiates a write cycle. Low state at rising edge of CLK initiates a read cycle. OE Output Enable. Active high output enable. X8 Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or Vppio depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used t	CLK	
Should be tied to Vss. Data Input/Output Signals. Bi-directional data pins which serve as data outputs during a read operation and as data inputs during a write operation. When in X8 mode, only DQ(7:0) are active and DQ(15:8) pins should be tied to VSS. WE Write Enable. Active high write enable. High state at rising edge of CLK initiates a write cycle. Low state at rising edge of CLK initiates a read cycle. OE Output Enable. Active high output enable. X8 Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or Vbbio depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0). DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDD DC Power Source Input: nominal 3.30 V These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	CE_B	Active low chip enable. High state at rising edge of clk disables chip (no memory access and
operation and as data inputs during a write operation. When in X8 mode, only DQ(7:0) are active and DQ(15:8) pins should be tied to VSS. WE Write Enable. Active high write enable. High state at rising edge of CLK initiates a write cycle. Low state at rising edge of CLK initiates a read cycle. OE Output Enable. Active high output enable. X8 Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or VpDio depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDD DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	A(20:0)	
WE Write Enable. Active high write enable. High state at rising edge of CLK initiates a write cycle. Low state at rising edge of CLK initiates a read cycle. OE Output Enable. Active high output enable. X8 Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or VDDIO depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V DDIO DC Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	DQ(15:0)	
Low state at rising edge of CLK initiates a read cycle. OE Output Enable. Active high output enable. X8 Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or VDDIO depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V DDD DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.		When in X8 mode, only DQ(7:0) are active and DQ(15:8) pins should be tied to VSS.
Byte Mode Configuration Pin. Active high input. Configures the memory interface as 8 bit when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or VDDIO depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	WE	Write Enable. Active high write enable. High state at rising edge of CLK initiates a write cycle. Low state at rising edge of CLK initiates a read cycle.
when high (DQ(7:0) only active). When low, memory interface is 16 bits (DQ(15:0)). Should be tied directly to Vss or VDDIO depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	OE	Output Enable. Active high output enable.
depending on desired configuration. AUTO_INCR Auto Increment Mode Enable. Active high input sampled on rising edge of CLK. When high enables internal address counter and read only mode. OVERFLOW_I OVERFLOW_I Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V Testinx These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	X8	
enables internal address counter and read only mode. OVERFLOW_I Counter Enable Input Pin. Active High Enable for internal counter (when INIT=1,DONE=0). Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.		
Used to daisy chain devices. INIT Active High Interface Pin used to reset internal address counter (when OVERFLOW I=1, DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	AUTO_INCR	
DONE=0) DONE Active Low Interface Pin used to reset internal address counter (when OVERFLOW I=1, INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	OVERFLOW_I	
INIT=1). OVERFLOW_O Internal Overflow Counter Indicator. Active high output signal indicates internal counter has reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	INIT	
reached last address. Used to daisy chain devices. Vss Ground VDDD DC Power Source Input: nominal 3.30 V VDDIO DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	DONE	
VDDD DC Power Source Input: nominal 3.30 V	OVERFLOW_O	
V _{DDIO} DC I/O Power Source Input: nominal 2.50 V or 3.30 V TESTINX These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or V _{DDIO} .	Vss	Ground
TESTINx These are test input pins and should not be used by the customers. Connect as defined in FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	V _{DDD}	DC Power Source Input: nominal 3.30 V
FIGURE 2 Terminal Connections diagram to either Vss or VDDIO.	V _{DDIO}	DC I/O Power Source Input: nominal 2.50 V or 3.30 V
	TESTINX	
	TESTOUTx	These pins shall be treated as "no connects" and have no connection on the circuit board.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 23

APPENDIX A

Appendix A forms a part of SMD 5962-13212

FUNCTIONAL ALGORITHMS

A.1 SCOPE

- A.1.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
- A.1.1.1 <u>Functional Test Conditions</u>. VIH and VIL levels during functional testing shall comply with the requirements of 3.2.8 herein.
 - A.1.1.2 Functional Test Sequence. Functional test patterns may be performed in any order.
 - A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - A.3 ALGORITHMS
 - A.3.1 Algorithm A (pattern 1).
 - A.3.1.1 Checkerboard, checkerboard-bar.
 - Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
 - Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
 - Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
 - Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

A.3.2 Algorithm B (pattern 2).

A.3.2.1 March.

- Step 1. Increment address from minimum to maximum writing each address with solid 0.
- Step 2. Increment address from minimum to maximum while performing 2a and 2b.
- Step 2a. Read and verify an address.
- Step 2b. Write the address with complement data.
- Step 3. Increment address from minimum to maximum while performing 3a.
- Step 3a. Read and verify an address.
- Step 4. Increment address from minimum to maximum while performing 4a, 4b, 4c, and 4d.
- Step 4a. Read and verify the address.
- Step 4b. Write the address with complement data.
- Step 4c. Read and verify the address
- Step 4d. Write the address with complement data.
- Step 5. Decrement address from maximum to minimum while performing 5a and 5b.
- Step 5a. Read and verify the address.
- Step 5b. Write the address with complement data.
- Step 6. Decrement address from maximum to minimum while performing 6a, 6b, 6c, and 6d.
- Step 6a. Read and verify the address.
- Step 6b. Write the address with complement data.
- Step 6c. Read and verify the address
- Step 6d. Write the address with complement data.
- Step 7. Decrement address from maximum to minimum while performing 7a.
- Step 7a. Read and verify an address.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	24

APPENDIX A - Continued.

Appendix A forms a part of SMD 5962-13212

A.3.3 Algorithm C (pattern 3).

A.3.3.1 Solids.

Step1. Write x00 data pattern to all addresses from minimum to maximum.

Step 2. Read and verify x00 data pattern at all addresses.

Step 3. Write xFF data pattern to all addresses from minimum to maximum.

Step 4. Read and verify xFF data pattern at all addresses.

A.3.4 Algorithm D (pattern 4).

A.3.4.1 Control signals functional Verification.

Each test performed independently.

OE: Output Driver Truth Table

CE_B: Chip Disable

Al_X8: Auto Increment x8 Mode Al_X16: Auto Increment x16 Mode

A.3.5 Other Functional Testing.

- A.3.5.1 Voltage Regulator tests. See paragraph 3.2.8.1.
- A.3.5.2 Error Correction Circuitry (ECC) tests. See paragraph 3.2.8.2.
- A.3.5.3 Non-Volatility tests. See paragraph 3.2.8.3.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-13212
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 25

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 20-06-05

Approved sources of supply for SMD 5962-13212 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962H1321201VXC	34168	HXNV01600AVH
5962H1321201QXC	34168	HXNV01600AWH

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

 Vendor CAGE
 Vendor name

 number
 and address

34168

Honeywell Aerospace 12001 State Highway 55 Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.