
								F	REVISI	ONS										
LTR					[	DESCR	RIPTIO	N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED	)
А	Boile	erplate	upda	te, ado	ded ap	pendix	k B for	die. k	ksr				01-05-01			Raymond Monnin				
В	Boile	erplate	upda	te and	part o	of five y	/ear re	eview.	tcr				06-01-19			Raymond Monnin				
С		nges r e IA.		o para	igraph	1.4, a	dded	3.2.7.1	I, and	added	test to	0		06-1	0-02		Ra	aymor	id Mor	nin
D	Rem curre	oved ent mo	class I	M refe	to meet current MIL-PRF-38535 requirements. references Updated Figure 4 to reflect vendor's and testing methods. Corrected Case Y figure and					14-02-11				Charles Saffle						
E					ramp time to section 1.4. Update ent modeling and testing method									14-0	)5-01			Charle	es Saff	le
F	Corre	ection	s to pa	aragra	ph 1.6	. Addi	ition of	f parag	graph 4	4.4.4.5	i glg			14-0	6-24			Charle	s Saff	le
G	Update to reflect current MIL-PRF-38535 requireme 1.6, Figure 1, and 6.7. – Ilb							rement	ts. Co	rrecte	d		19-0	)5-28			Charle	es Saff	le	
REV SHEET REV SHEET	G 15	G 16	G 17	G 18	G 19	G 20	G 21	G 22	G 23	G 24	G 25	G 26	G 27	G 28	G 29	G 30				
REV STATUS				RE∖	/		G	G	G	G	G	G	G	G	G	G	G	G	G	G
OF SHEETS PMIC N/A STAN MICRO	G CHE	ET PARED ary L. ( CKED eff Bow	Gross BY	1	2	3	3 4 5 6 7 8 9 10 11 12 13 14   DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 https://www.dla.mil/LandandMaritime													
					MICROCIRCUIT, MEMORY, DIGITAL, RADIATION- HARDENED, CMOS/SOI, 128K X 8 STATIC RAM, MONOLITHIC SILICON															
	SC N/A			RFV	ISION	FVFI				SI	ZE	C.4	GE CC							

DSCC FORM 2233 APR 97 DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	<u>Generic number</u> <u>1</u> /	Circuit function	Input/output levels	Chip enable	Access time
01		128K X 8 Rad-Hard CMOS/SOI SRAM	A CMOS	Dual	25 ns
02		128K X 8 Rad-Hard CMOS/SOI SRAM	Λ TTL	Dual	25 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

	Outline Letter		<b>T</b>	De alva e a trala	
1	Case outlines.	The case outlines are as desig	nated in MIL-STD-1835 an	d as follows:	
	Q or V		Certification and qualification	ation to MIL-PRF-38535	
	Device class		Device requirement	nts documentation	

Outline letter	Descriptive designator	Terminals	Package style
Х	See figure 1	32	Flat pack
Y	See figure 1	40	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

1/ Generic numbers are listed on the Standard Microcircuit Source Approval Bulletin at the end of this document and will also be listed in QML-38535 and MIL-HDBK-103.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 2

1.2.4

1.5				
	Supply voltage range (V <sub>CC</sub> )	-0.5.\/	de to +6.5 V de	
	DC input voltage range (V <sub>IN</sub> )			
	DC output voltage range (VN)			
	Storage temperature range			
	Case operating temperature range			
	Lead temperature (soldering 5 seconds)			
		+270	C	
	Thermal resistance, junction-to-case ( $\theta_{JC}$ ):	0.000		
	Case X and Y			
	Output voltage applied to High-Z state			
	Maximum power dissipation			
	Maximum junction temperature	+175°	С	
1.4	Recommended operating conditions. 4/			
	Supply voltage range (V <sub>CC</sub> )	4 5 V	de to 5.5 V de	
	Supply voltage reference (GND)			
	Supply voltage ramp time (0 V to $V_{CC}$ )			
	High level input voltage range ( $V_{IH}$ ):		5	
	Device type 01 (CMOS levels)	0 7 x	$V_{cc}$ to $V_{cc}$ + 0.3 V dc	
	Device type 02 (TTL levels)			
	Low level input voltage range ( $V_{IL}$ ):			
	Device type 01 (CMOS levels)	-0.3 \/	dc to 0.3 x Vcc	
	Device type 02 (TTL levels)			
	Case operating temperature range			
			10 1 120 0	
1.5	Digital logic testing for device classes Q and V.			
	Fault coverage measurement of manufacturing			
	logic tests (MIL-STD-883, method 5012)	100 p	ercent	
1.6	Radiation features.			
	Maximum total dose available (dose rate = 50-300 rad/s)	1 Mra	ds(Si)	
	Single event phenomenon (SEP) (see 4.4.4.4):			
	Heavy ion test:			
	No SEL occurs at effective LET	< 120	MeV-cm <sup>2</sup> /ma	
	SEU error rate			
	Neutron irradiation			
			—	
	resses above the absolute maximum rating may cause per	rmanent damage	e to the device.	
	voltage are referenced to GND.			
	aximum applied voltage shall not exceed +6.5 V.		()	
	sed on CREME96 results for a geosynchronous orbit duri			
	ield. Weibull parameters are available from the vendor to o			
	uch as Adams 90% worst case) and using different upset r	rate calculating p	programs (such as Space i	Radiation 5.0).
<u>o</u> / Gl	iaranteed, but not tested.			
	STANDARD	SIZE		
	_	A		5962-98537
	DLA LAND AND MARITIME		REVISION LEVEL	SHEET
	COLUMBUS, OHIO 43218-3990		G	3
DSCC F	ORM 2234			

1.3 Absolute maximum ratings. 2/3/

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://quicksearch.dla.mil.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL (ASTM)

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Copies of these documents are available online at https://www.astm.org.)

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of these documents are available online at https://www.jedec.org.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	4

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.1.1 Microcircuit die. For the requirements for microcircuit die, see Appendix B to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.

3.2.4 Output load circuit. The output load circuit shall be as specified on figure 4.

3.2.5 <u>Timing waveforms</u>. The timing waveforms shall be as specified on figure 5.

3.2.6 <u>Radiation exposure circuit</u>. The radiation test circuit shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request.

3.2.7 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix A herein. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

3.2.7.1 <u>Supply voltage ramp rate and functionality</u>. The part utilizes column and row sparing (redundancy). Slow V<sub>CC</sub> ramp rates may fail to activate necessary sparing. The device is tested with a Read/Write March pattern after power-up at 50 ms and 2 seconds to insure proper operation.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	5

Test	Symbol		Conditions	Group A	Device	Lin	nits	Unit
		4.5	$^{\circ}C \leq T_{C} \leq +125^{\circ}C$ $V \leq V_{CC} \leq 5.5 V$ otherwise specified	subgroups	type	Min	Max	
High level output voltage	Vон	V <sub>CC</sub> = 4.5 V <sub>IL</sub> = 1.35	V, Іон = -5 mA, V, Vін = 3.15 V	1, 2, 3	01	4.2		V
			M, D, P, L, R, F, G, H	1 <u>1</u> /		<u>2</u> /		
		$V_{CC} = 4.5$ $V_{IL} = 0.8$ V	V, I <sub>OH</sub> = -4 mA, /, V <sub>IH</sub> = 2.2 V	1, 2, 3	02	4.2		
			M, D, P, L, R, F, G, H	1 <u>1</u> /		<u>2</u> /		
Low level output voltage	Vol	V <sub>CC</sub> = 4.5 V <sub>IL</sub> = 1.35	V, I <sub>OL</sub> = 10 mA, V, V <sub>IH</sub> = 3.15 V	1, 2, 3	01		0.4	V
			M, D, P, L, R, F, G, H	1 <u>1</u> /			<u>2</u> /	
		$V_{CC} = 4.5$ $V_{IL} = 0.8$ V	V, I <sub>OL</sub> = 8 mA, /, V <sub>IH</sub> = 2.2 V	1, 2, 3	02		0.4	
			M, D, P, L, R, F, G, H	1 <u>1</u> /			<u>2</u> /	
Input leakage current	lilk		≤ 5.5 V, V <sub>CC</sub> = 5.5 V	1, 2, 3	All	-5	5	μA
		all other pins at 0.0 V	M, D, P, L, R, F, G, H	1 <u>1</u> /		<u>2</u> /	<u>2</u> /	
Output leakage current	I <sub>OLK</sub>		$_{T} \leq 5.5$ V, V_{CC} = 5.5 V	1, 2, 3	All	-10	10	μA
		all other pins at 0.0 V	M, D, P, L, R, F, G, H	1 <u>1</u> /		<u>2</u> /	<u>2</u> /	
Operating supply current	IDDOPW	f = 40 MH CE, NOE	z, NWE = GND, = V <sub>CC</sub>	1, 2, 3	All		240	mA
			M, D, P, L, R, F, G, H	1 <u>1</u> /			<u>2</u> /	
Supply current (deselected)	I <sub>DDSB</sub>	f = 0 MHz, NCS, CE,	NOE, NWE = $V_{CC}$	1, 2, 3	All		2.0	mA
			M, D, P, L, R, F, G, H	1 <u>1</u> /			<u>2</u> /	
Supply current (standby)	IDDSBMF	$f = f_{MAX} \frac{3}{NCS}$ , NO	, CE = GND, E, NWE = V <sub>CC</sub>	1, 2, 3	All		2.0	mA
			M, D, P, L, R, F, G, H	1 <u>1</u> /			<u>2</u> /	
Data retention current	I <sub>DR</sub>	V <sub>CC</sub> = 2.5	V	1, 2, 3	All		700	μA
			M, D, P, L, R, F, G, H	1 <u>1</u> /			<u>2</u> /	

See footnotes at end of table.

# STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME

COLUMBUS, OHIO 43218-3990

SIZE A		5962-98537
	REVISION LEVEL G	SHEET 6

			performance characterist					
Test	Symbol		Conditions -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C		Devic e	Lin	nits	Unit
			$V \le V_{CC} \le 5.5 \ V$ otherwise specified		Туре	Min	Max	
Input capacitance <u>2</u> / <u>4</u> /	CIN	$\label{eq:VIN} \begin{array}{l} V_{IN}=0.0 \ V \\ T_A=25^\circ C, \end{array}$	or 5.5 V, f = 1.0 MHz, see 4.4.1e	4	All		7	pF
Output capacitance <u>2/ 4/</u>	COUT	$\label{eq:Vout} \begin{array}{l} V_{OUT}=0.0\\ T_{A}=25^{\circ}C, \end{array}$	V or 5.5 V, f = 1.0 MHz, see 4.4.1e	4	All		9	pF
Functional tests		See 4.4.1c	<b>[</b>	7, 8A, 8B	All			
			M, D, P, L, R, F, G, H	7 <u>1</u> /		<u>2</u> /	<u>2</u> /	
Supply voltage ramp time	Ramp50ms Ramp2s		0 V to V <sub>CC</sub> in 50 ms 0 V to V <sub>CC</sub> in 2 s	7, 8A, 8B	All			
			M, D, P, L, R, F, G, H	7 <u>1</u> /		<u>2</u> /	<u>2</u> /	
Data retention voltage	V <sub>DR</sub>	$V_{CC} = 2.5 V$	/	7, 8A, 8B	All	<u>5</u> /		V
			M, D, P, L, R, F, G, H	1 <u>1</u> /		<u>2</u> /		
Read cycle time	tavav	See figures	4 and 5	9, 10, 11	All	25		ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Address access time	t <sub>AVQV</sub>			9, 10, 11	All		25	ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Chip select access time	t <sub>SLQV</sub>			9, 10, 11	All		25	ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Chip enable access time	t <sub>EHQV</sub>			9, 10, 11	All		25	ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Output enable access time	t <sub>GLQV</sub>			9, 10, 11	All		9	ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Output enable to output disable	t <sub>GHQZ</sub>			9, 10, 11	All		9	ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Chip select to output active	t <sub>SLQX</sub>			9, 10, 11	All	5		ns
			M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Chip enable to output active	t <sub>EHQX</sub>			9, 10, 11	All	5		ns
ລບແນຍ			M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /		

See footnotes at end of table.

# STANDARD MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-98537
	REVISION LEVEL G	SHEET 7

	TABLE I	A. Electrical perform	ance charad	<u>cteristics</u> – Co	ntinued.			1
Test	Symbol	Condition		Group A	Device	Lir	nits	Unit
		$\begin{array}{l} -55^\circ C \leq T_C \ \leq +125^\circ C \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \text{unless otherwise specified} \end{array}$		subgroups	Туре	Min	Max	
Output enable to output active	<b>t</b> GLQX	See figures 4 and 5	5	9, 10, 11	All	0		ns
		M, D, P, L, F	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Output hold after address change	t <sub>AXQX</sub>			9, 10, 11	All	3		ns
change		M, D, P, L,	R, F, G, H	9 <u>1</u> /	_	<u>2</u> /		
Chip select to output disable	tsнqz			9, 10, 11	All		10	ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Chip disable to output disable	t <sub>ELQZ</sub>			9, 10, 11	All		10	ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /			<u>2</u> /	
Write cycle time 6/	ime <u>6</u> / t <sub>AVAV</sub>			9, 10, 11	All	25		ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Address setup to end of write	tavwh			9, 10, 11	All	20		ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Chip select to end of write	t <sub>SLWH</sub>			9, 10, 11	All	20		ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Chip enable to end of write	tенwн			9, 10, 11	All	20		ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Write pulse width access time	t <sub>WLWH</sub>			9, 10, 11	All	20		ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Data setup to end of write	tovwн			9, 10, 11	All	15		ns
		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
Data hold after end of write	twhdx			9, 10, 11	All	0		ns
See footnotes at end of table.		M, D, P, L,	R, F, G, H	9 <u>1</u> /		<u>2</u> /		
STANI MICROCIRCU		ING	SIZE A				5962 <sup>.</sup>	-98537
DLA LAND AN COLUMBUS, OF				REVIS	BION LEVEL G		SHEET	8

TABLE IA. Electrical performance characteristics – Continued.								
		Conditions	Group A	Device	Lin	nits	Unit	
		$\begin{array}{l} -55^\circ C \leq T_C \ \leq +125^\circ C \\ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \text{unless otherwise specified} \end{array}$	subgroups	Туре	Min	Max		
Address setup to start of write	tavwl	See figures 4 and 5 <u>6/7/</u>	9, 10, 11	All	0		ns	
white		M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /			
Address hold after end of write	twнах		9, 10, 11	All	0		ns	
		M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /			
Output active after end of write	twнqx		9, 10, 11	All	5		ns	
white		M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /			
Write enable to output	twlqz		9, 10, 11	All		9	ns	
disable		M, D, P, L, R, F, G, H	9 <u>1</u> /			<u>2</u> /		
Write disable pulse width	twhwL		9, 10, 11	All	5		ns	
		M, D, P, L, R, F, G, H	9 <u>1</u> /		<u>2</u> /			

1/ When performing postirradiation electrical measurements for any RHA level  $T_A = +25^{\circ}C$ . Limits shown are guaranteed at  $T_A = +25^{\circ}C \pm 5^{\circ}C$ . The M, D, P, L, R, F, G, and H in the test condition column are the postirradiation limits for the device types specified in the device types column.

2/ Preirradiation values for RHA marked devices shall also be the postirradiation values unless otherwise specified.

 $\frac{1}{3}$ / f<sub>MAX</sub> = 1/t<sub>AVAV</sub>(min).

4/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table IA.

<u>5</u>/ As verified by functional test.

 $\underline{6}$ /  $t_{AVAV} = t_{WLWH} + t_{WHWL}$ 

TABLE IB. SEP test limits. 1/ 2/

Device type	lon type	Memory pattern	V <sub>CC</sub> = 4.5 V SEU error rate Adam's 90% worst-case environment <u>3</u> /	Bias for latch-up test V <sub>CC</sub> = 5.5 V, no SEL at effective LET = $\underline{4}$ /
All	Heavy Ion	<u>5</u> /	1.0 x 10 <sup>-10</sup> upsets/bit-day	LET ≤ 120 MeV-cm²/mg


1/ For SEP test conditions, see 4.4.4.3 herein.

Z/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

- 3/ Based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield. Weibull parameters are available from the vendor to calculate projected upset rates for other orbits/environments (such as Adams 90% worst case) and using different upset rate calculating programs (such as Space Radiation 5.0).
- <u>4</u>/ Worst case temperature  $T_A = +125^{\circ}C \pm 10^{\circ}C$  for latch up.

 $\overline{5}$ / Testing shall be performed using checkerboard and checkerboard bar test patterns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	9




Case X

	Symbol	Millimeters		Inc	hes
		Min	Max	Min	Max
	А	3.048	3.810	0.120	0.150
	b	0.381	0.483	0.015	0.019
	с	0.102 t	o 0.223	0.004 t	o 0.009
	D	20.625	21.031	0.812	0.828
	е	1.143	1.397	0.045	0.055
	E	15.037	15.443	0.592	0.608
	E2	12.497	12.903	0.492	0.508
	E3	1.01	6 ref.	0.04	0 ref.
	F	18.923	19.177	0.745	0.755
	L	7.493	3 min.	0.295 min.	
	Q	0.660 t	o 1.143	0.026 t	o 0.045
	S	0.635	1.143	0.025	0.045
	U	2.03	2 ref.	0.08	0 ref.
	V	9.65	2 ref.	0.38	0 ref.
	W	1.27	7 ref.	0.05	0 ref.
	х	1.90	5 ref.	0.07	5 ref.
	Y	0.25	4 ref.	0.01	0 ref.
	Z	3.42	9 ref.	0.13	5 ref.
NOTE: Although dimensions at However, since this iter between the two, the in	n was originally	/ designed	using inch-	pound units	s of measure

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	11



Symbol		Millim	neters		Inc	hes
Symbol	Min	Nom.	Max	Min	Nom.	Max
А	2.95	3.30	3.66	0.116	0.130	0.144
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.114	0.15	0.191	.0045	0.006	0.007
D	17.78	18.03	18.29	0.700	0.710	0.720
Е	19.51	19.69	19.860	0.768	0.775	0.782
е	0.580	.64	0.690	0.023	0.025	0.027
F	11.94	12.07	12.19	0.470	0.475	0.480
G	19.10	19.30	19.51	0.752	0.760	0.768
Н	3.30	3.43	3.56	0.130	0.135	0.140
I	0.64	0.76	0.89	0.025	0.030	.035
J			.254			0.010
L	6.83	7.24	7.62	.270	0.285	0.300
Ν	1.17	1.27	1.37	.046	0.050	0.054
Т		1.63			0.064	
U		0.15			0.006	
V		3.18			0.125	
W		.127			0.005	
Х		12.7			0.500	

Case Y

NOTE: Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence. Metric equivalents are for general information only.

FIGURE 1. <u>Case outline</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	13

Device type		All					
Case outline	Х	Y					
Terminal number		inal symbol					
$\begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ 18\\ 19\\ 20\\ 21\\ 22\\ 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 44\\ 55\\ 26\\ 27\\ 28\\ 29\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 39\\ 40\\ P1\\ P2\\ P3\\ P4\\ P5\\ P6\\ P7\\ P8\\ P9\\ P10\\ P11\\ P12 \end{array}$	NC A16 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ1 DQ2 DQ3 DQ4 DQ6 DQ7 S A10 DQ1 DQ1 DQ2 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ2 DQ5 A10 DQ5 DQ5 S A10 DQ2 DQ5 CS A10 DQ5 CS A10 DQ5 CS A10 DQ5 CS CS CS CS CS CS CS CS CS CS CS CS CS	A16 GND Vcc A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ1 DQ2 NCc DQ1 DQ2 NCc DQ1 DQ2 NCc DQ1 DQ2 NCc DQ2 NCc DQ4 DQ5 DQ6 DQ7 NCS A10 DQ1 DQ2 NCc DQ6 DQ7 NCS A10 DQ2 NCc DQ6 DQ7 NCS A10 DQ2 NCc CND NCC DQ6 DQ7 NCS A10 DQ2 NCc CND NCC DQ6 DQ7 NCS A10 DQ2 NCc CND NCC DQ6 DQ7 NCS A10 DQ2 NCc CND NCC DQ6 DQ7 NCS A10 DQ2 NCc CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND NCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCC CND CCCCC CND CCCCCC CND CCCCCCCC					

Note: P1 through P12 refer to pads on devices, see Figure 1 case outlines.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	14


Mode		Inputs <u>1/2/</u>						
	CE	NCS	NWE	NOE	I/O			
Write	High	Low	Low	х	Data in	Active		
Read	High	Low	High	Low	Data out	Active		
Standby	х	High	х	х	High Z	Standby		
Standby <u>3</u> /	Low	х	х	х	High Z	Standby		


V IN for Don't care (X) inputs = VIL or VIH.
When NOE = high, I/O is high Z.
To dissipate the minimum amount of standby power when in standby mode: NCS = V<sub>CC</sub> and CE = GND. All other input levels may float.


FIGURE 3. Truth table.

## **STANDARD MICROCIRCUIT DRAWING** DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

G







## 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, method 5012 (see 1.5 herein).
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's technical review board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
- e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	19

	······································		2222	
Line	Test requirements	Subgroups		
no.		(in accord	lance with	
		MIL-PRF-38	535, table III)	
		Device	Device	
		class Q	class V	
1	Interim electrical parameters (see 4.2)		1, 7, 9	
2	Static burn-in (method 1015)	Not required	Not required	
3	Same as line 1		<b>1</b> *, <b>7</b> * ∆	
4	Dynamic burn-in (method 1015)	Required	Required	
5	Same as line 1		1*, 7* <b>Δ</b>	
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	
8	Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 ∆	
9	Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

1/ Blank spaces indicate tests are not applicable.

2/ Any or all subgroups may be combined when using high-speed testers.

3/ Subgroups 7 and 8 functional tests shall verify the functionality for unprogrammed devices or that the altered item drawing pattern exists for programmed devices.

- <u>4</u>/ \* indicates PDA applies to subgroup 1, 7 and  $\Delta$ .
- <u>5</u>/ \*\* see 4.4.1e.

 $6/\Delta$  indicates delta limit (see table IIB) shall be required where specified, and the delta value shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.
-----------------------------------

Parameter <u>1</u> /	Device types
	All
DDSB(standby)	± 10% of specified value in table IA
I <sub>ILK</sub> , I <sub>OLK</sub>	± 10% of specified value in table IA

1/ The above parameter shall be recorded before and after the

required burn-in and life tests to determine the delta ( $\Delta$ ).

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at  $T_A = +25^{\circ}C \pm 5^{\circ}C$ , after exposure, to the subgroups specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98537
		REVISION LEVEL G	SHEET 20

#### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

#### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

#### 6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98537
		REVISION LEVEL G	SHEET 21

## 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional date shall be supplied:

- a. RHA test conditions of SEP.
- b. Number of upsets (SEP).
- c. Number of transients (SET).
- d. Occurrence of latchup (SEL).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL G	SHEET 22

### APPENDIX A

#### Appendix A forms a part of SMD 5962-98537

#### FUNCTIONAL ALGORITHMS

#### A.1 SCOPE

A.1.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

#### A.3 ALGORITHMS

A.3.1 Algorithm A (pattern 1).

#### A.3.1.1 Checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
- Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

#### A.3.2 Algorithm B (pattern 2).

A.3.2.1 March.

- Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "0's").
- Step 2. Read data in location 0.
- Step 3. Write complement data to location 0.
- Step 4. Read complement data in location 0.
- Step 5. Repeat steps 2 through 4 incrementing X-fast sequentially for each location in the array.
- Step 6. Read complement data in maximum address location.
- Step 7. Write data to maximum address location.
- Step 8. Read data in maximum address location.
- Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
- Step 10. Read data in location 0.
- Step 11. Write complement data to location 0.
- Step 12. Read complement data in location 0.
- Step 13. Repeat steps 10 through 12 decrementing X-fast sequentially for each location in the array.
- Step 14. Read complement data in maximum address location.
- Step 15. Write data to maximum address location.
- Step 16. Read data in maximum address location.
- Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
- Step 18. Read background data from memory, decrementing X-fast from maximum to minimum address locations.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98537
		REVISION LEVEL G	SHEET 23

APPENDIX A - Continued.

#### Appendix A forms a part of SMD 5962-98537

A.3.3 Algorithm C (pattern 3).

- A.3.3.1 XY March.
  - Step 1. Load memory with background data, incrementing from minimum to maximum address locations (all "0's").
  - Step 2. Read data in location 0.
  - Step 3. Write complement data to location 0.
  - Step 4. Read complement data in location 0.
  - Step 5. Repeat steps 2 through 4 incrementing Y-fast sequentially for each location in the array.
  - Step 6. Read complement data in maximum address location.
  - Step 7. Write data to maximum address location.

  - Step 8. Read data in maximum address location.Step 9. Repeat steps 6 through 8 decrementing X-fast sequentially for each location in the array.
  - Step 10. Read data in location 0.
  - Step 11. Write complement data to location 0.
  - Step 12. Read complement data in location 0.
  - Step 13. Repeat steps 10 through 12 decrementing Y-fast sequentially for each location in the array.
  - Step 14. Read complement data in maximum address location.
  - Step 15. Write data to maximum address location.
  - Step 16. Read data in maximum address location.
  - Step 17. Repeat steps 14 through 16 incrementing X-fast sequentially for each location in the array.
  - Step 18. Read background data from memory, decrementing Y-fast from maximum to minimum address locations.

A.3.4 Algorithm D (pattern 4).

- A.3.4.1 CEDES CE deselect checkerboard, checkerboard-bar.
  - Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
  - Step 2. Deselect device, attempt to load memory with checkerboard-bar data pattern by incrementing from location 0 to maximum.
  - Step 3. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
  - Step 4. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
  - Step 5. Deselect device, attempt to load memory with checkerboard data pattern by incrementing from location 0 to maximum.
  - Step 6. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-98537
		REVISION LEVEL G	SHEET 24


#### Appendix B

#### Appendix B forms a part of SMD 5962-98537

B.1 Scope

B.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QML plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

B.1.2 <u>PIN</u>. The PIN is as shown in the following example:



B.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

B.1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number 1</u> /	Circuit function	Input/output levels	Chip enable	Access time
01 02		128K X 8 Rad-Hard CMOS/SOI SRAM 128K X 8 Rad-Hard CMOS/SOI SRAM		Dual Dual	25 ns 25 ns

B.1.2.3 Device class designator.

Device class Device requirements documentation

Q or V Certification and qualification to the die requirements of MIL-PRF-38535

B.1.2.4 Die code. The die code designator shall be a number 9 for all devices supplied as die only with no case outline.

B.1.2.5 <u>Die details</u>. The die details designation is a unique letter, which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

B.1.2.5.1 Die physical dimensions.

Device type	Die size	Die thickness	Die Detail	Figure Number
01	443.7 mils X 446.8 mils	$15\pm0.5$ mils	А	B-1
02	443.7 mils X 446.8 mils	$15\pm0.5$ mils	А	B-1

1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in QML-38535 and MIL-HDBK-103.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	25

Appendix B – Continued.					
Appendix B forms a part of SMD 5962-98537					
B.1.2.5.2 Die bonding pad locations and electrical functions.					
Device type	Die Detail Figure Number				
01 02	A A	B-1 B-1			
B.1.2.5.3 Interface materials.					
Device type	Top metalization	Backside metalizatio	on <u>Die Detail</u>	Figure Number	
01 02	Al/Cu, 9kÅ - 11.0 kÅ Al/Cu, 9kÅ - 11.0 kÅ	None (backgrind) None (backgrind)	A A	B-1 B-1	
B.1.2.5.4 Assembly related in	formation.				
Device type	Glassivation	Die Detail	Figure Number		
01 02	Nitride 9kÅ Nitride 9kÅ	A A	B-1 B-1		
B.1.2.5.5 Wafer fabrication so	urce.				
Device type 01 02	<u>Source</u> Honeywell SSEC, Plyn Honeywell SSEC, Plyn		itail <u>F</u>	<del>īgure Number</del> B-1 B-1	
	B.1.3 <u>Absolute maximum ratings</u> . See paragraph 1.3 herein for details. B.1.4 <u>Recommended operating conditions</u> . See paragraph 1.4 herein for details.				
B.2 APPLICABLE DOCUMENTS.					
B.2.1 <u>Government specification, standards, and handbooks</u> . The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.					
DEPARTMENT OF DEFENSE SPECIFICATION					
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.					
DEPARTMENT OF DEFENSE STANDARDS					
MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.					
DEPARTMENT OF DEFENSE HANDBOOKS					
MIL-HDBK-103 - List of Standard Microcircuit Drawings.					
MIL-HDBK-780 - Standard Microcircuit Drawings. (Copies of these documents are available online at <u>https://quicksearch.dla.mil</u> .)					
_	STANDARDSIZEMICROCIRCUIT DRAWINGA5962-98537				
DLA LAND AND COLUMBUS, OHIC			REVISION LEVEL G	SHEET 26	

#### Appendix B - Continued.

#### Appendix B forms a part of SMD 5962-98537

B.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

B.3 REQUIREMENTS.

B.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-389535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The Modification in the QM plan shall not effect the form, fit or function as described herein.

B.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.

B.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in B.1.2.5.1 and on figure B-1.

B.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in B.1.2.5.2 and on figure B-1.

B.3.2.3 Interface materials. The interface materials for the die shall be as specified in B.1.2.5.3 and on figure B-1.

B.3.2.4 <u>Assembly related information</u>. The assembly related information shall be as specified in B.1.2.5.4 and figure B-1.

B.3.2.5 Truth table(s). The truth table(s) shall be as defined in paragraph 3.2.3 herein.

B.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.

B.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

B.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in B.1.2 herein. The certification mark shall be "QML" or "Q" as required by MIL-PRF-38535.

B.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see B.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

B.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

## **B.4 VERIFICATION**

B.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

B.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:

- a. Wafer lot acceptance for Class V product using the criteria within MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph B.3.4).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883, method 2010 or the alternate procedures allowed within MIL-STD-883, method 5004.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	27

#### Appendix B – Continued.

#### Appendix B forms a part of SMD 5962-98537

B.4.3 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed including groups A, B, C, D and E inspections and as specified herein except where MIL-PRF-38535 permits alternate in-line control testing.

B.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see B.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535.

#### **B.5 DIE CARRIER**

B.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

## **B.6 NOTES**

B.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit application (original equipment), design applications, and logistics purposes.

B.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime-VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0540.

B.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined within MIL-PRF-38535 and MIL-HDBK-1331.

B.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see B.3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	28

Appendix B – Continued.

# Appendix B forms a part of SMD 5962-98537

1 MEG - 22018541 HX6228 CHIP SIZE (after saw)	11,270µm	11,349µm	
	443.7 mil	446.8 mil	
CHIP SIZE*	11,320µm 445.7 mil	11,4009µm 448.8 mil	
Lower Left* Upper Right* * Saw Center to Saw (	-5737.5 5582.5 Center	-5990.0 5410.0	
Pad List	Χ (μm)	Y(µm)	Signal
01	-5542.50	5180.50	VSS*
02	-5542.50	4985.50	BSC
03	-5542.50	4790.50	VDD*
04	-5542.50	4515.15	A11
05	-5542.50	3762.55	A9
06	-5542.50	3463.65	A8
07	-5542.50	2711.05	A13
08	-5542.50	2447.50	VSS*
09	-5542.50	2145.20	VDD*
10	-5542.50	1875.75	NWE
11	-5542.50	1315.95	CE
12	-5542.50	1017.05	A15
13	-5542.50	264.45	A16
14	-5542.50	-1174.25	A14
15	-5542.50	-1473.15	A12
16	-5542.50	-2225.75	A7
17	-5542.50	-2570.20	VDD*
18	-5542.50	-2872.50	VSS*
19	-5542.50	-3216.95	A6
20	-5542.50	-3969.55	A5
21	-5542.50	-4268.45	A4
22	-5542.50	-5021.05	A3
23	-5542.50	-5290.50	VDD*
	-5542.50	-5559.95	BSC
24	-5542.50	-5755.50	VSS*
25	5405.50	-5751.90	VSS*
26	5405.50	-5556.90	BSC
27	5405.50	-5361.90	VDD*
28			A2
29	5405.50	-5092.45	AZ
	Bond Pad Loor	ations and Eurotions for De	vice 01 and 02

FIGURE B-1. Bond Pad Locations and Functions for Device 01 and 02.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	29

DSCC FORM 2234 APR 97

## Appendix B – Continued.

Appendix B forms a part of SMD 5962-98537

Pad List	X (μm)	Y(µm)	Signal
30	5405.50	-4338.25	A1
31	5405.50	-4039.35	A0
32	5405.50	-3512.80	VSS
33	5405.50	-3204.60	TTL
34	5405.50	-2905.70	VDD
35	5405.50	-2452.60	D0
36	5405.50	-2153.70	D1
37	5405.50	-1398.60	D2
38	5405.50	-1099.70	D3
39	5405.50	57.15	VSS*
40	5405.50	297.15	VDD*
41	5405.50	794.70	D4
42	5405.50	1093.60	D5
43	5405.50	1848.70	D6
44	5405.50	2147.60	VDD
45	5405.50	2343.00	VSS
46	5405.50	2641.90	D7
47	5405.50	3396.55	NCS
48	5405.50	3695.45	A10
49	5405.50	4449.65	NOE
50	5405.50	4719.10	VDD*
51	5405.50	4988.55	BSC
52	5405.50	5184.10	VSS*

FIGURE B-1. Bond Pad Locations and Functions for Device 01 and 02 - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98537
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		G	30

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 19-05-28

Approved sources of supply for SMD 5962-98537 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="https://landandmaritimeapps.dla.mil/programs/smcr/">https://landandmaritimeapps.dla.mil/programs/smcr/</a>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H9853701QXC	34168	HX6228/TQHC
5962H9853701VXC	34168	HX6228/TVHC
5962H9853701QYC	34168	HX6228/AQHC
5962H9853701VYC	34168	HX6228/AVHC
5962H9853702QXC	34168	HX6228/TQHT
5962H9853702VXC	34168	HX6228/TVHT
5962H9853702QYC	34168	HX6228/AQHT
5962H9853702VYC	34168	HX6228/AVHT
5962H9853701Q9A	34168	HX6228Die
5962H9853702Q9A	34168	HX6228Die

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

34168

Honeywell Aerospace 12001 State Highway 55 Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.