REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
B	Add device type 02. Updated boilerplate to current MIL-PRF-38535 requirements. Removed all class M references. Corrected θ_{JC} from 2.05 ºC/W to 2.0 ºC/W and T_J from 150ºC to 175ºC in 1.3. Decimal place correction in Figure 1, b dimensions (millimeters column). Modified Delta column and added $I_{DDDSBVR02}$ parameters in Table IIB. lht	13-05-06	Charles Saffle
C	Updated Figure 4 to reflect vendor's current modeling and testing methods. Updated Table IA limits for tGLQX, tWLQZ, tWHQX, and tWHWL. Added supply voltage ramp time and voltage regulator settling time to paragraph 1.4. Clarify NVREN conditions in TABLE IA. Remove information only tests VDDMIN and VDDDMIN from TABLE IA and TABLE IIB. Added IIL, IOZL, IOZH, IDR1, and IDR2 to TABLE IIB. - glg	14-01-23	Charles F. Saffle
D	Corrections to Table IA and Figure 4, Output load circuit. - glg	14-07-15	Charles F. Saffle
E	Removed power down conditions from 1.4. Updated Dose rate survivability pulse width time in section 1.6. Corrected Table IA parameters (T_{SHQZ} and T_{GHQZ}). - llb	15-02-19	Charles F. Saffle
F	Add footnote 4 to Optional Supply voltage range I/O (VDDD) in section 1.4 and add additional text to footnote 3 for table IA. - llb	16-02-01	Charles F. Saffle

REV																				
SHEET																				
REV	F	F	F	F	F	F	F	F	F											
SHEET	15	16	17	18	19	20	21	22	23											

REV STATUS	REV	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
OF SHEETS	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	

PMIC N/A

PREPARED BY
Kenneth Rice

CHECKED BY
Cheri Rida

APPROVED BY
Robert M. Heber

DRAWING APPROVAL DATE
08-10-14

REVISION LEVEL
F

DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.landandmaritime.dla.mil

STANDARD MICROCIRCUIT DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY All DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

MICROCIRCUIT, MEMORY, DIGITAL, CMOS/SOI, 512K X 8-BIT (4M), RADIATION-HARDENED, LOW VOLTAGE SRAM, MONOLITHIC SILICON

SIZE	CAGE CODE	
A	**67268**	**5962-08215**

SHEET 1 OF 23

DSCC FORM 2233
APR 97

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	HXS6408	512K X 8-bit CMOS/SOI SRAM	15 ns
02	HRT6408	512K X 8-bit CMOS/SOI SRAM	15 ns

1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Q, V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
X	See figure 1	36	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

1.3 Absolute maximum ratings. 1/ 2/

Supply voltage range I/O (V_{DDD})	-0.5 V dc to +4.4 V dc
Supply voltage range Core (V_{DD})	-0.5 V dc to +2.4 V dc
DC input voltage range (V_{IN})	-0.5 V dc to V_{DDD} + 0.5 V dc
DC output voltage range (V_{OUT})	-0.5 V dc to V_{DDD} + 0.5 V dc
DC or average output current (I_{OUT})	15 mA
Storage temperature	-65°C to +150°C
Lead temperature (soldering 5 seconds)	+270°C
Thermal resistance, junction to case (Θ_{JC})	2.0 °C/W
Output voltage applied to high Z-state	-0.5 V dc to V_{DDD} + 0.5V dc
Maximum power dissipation	0.7 W
Case operating temperature range (T_C)	-55°C to +125°C
Maximum junction temperature (T_J)	175°C

1.4 Recommended operating conditions. 3/

Supply voltage range I/O (V_{DDD})	3.0 V dc to 3.6 V dc
Optional Supply voltage range I/O (V_{DDD})	2.3 V dc to 2.7 V dc 4/
Supply voltage range Core (V_{DD})	1.65 V dc to 1.95 V dc 5/
Supply voltage reference (V_{SS})	0.0 V dc
High level input voltage range (V_{IH})	0.7 x V_{DDD} to V_{DDD} + 0.3 V dc
Low level input voltage range (V_{IL})	-0.3 V dc to 0.3 x V_{DDD}
Voltage on any pin (V_{IN})	-0.3 V dc to V_{DDD} + 0.3
Case operating temperature range (T_C)	-55°C to +125°C
Supply voltage ramp time – voltage regulator enabled	1 sec. (maximum)
Supply voltage ramp time – voltage regulator disabled	1 sec. (maximum)
Voltage regulator settling time	100 μs (typical)

1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, method 5012)	100 percent

1.6 Radiation features. 6/

Maximum total dose available (dose rate = 50-300 rad(Si)/s):	
Device type 01	1x 10^6 Rads(Si)
Device type 02	3x 10^5 Rads(Si)
Maximum total dose available (dose rate = 300 rad/s – X-ray source)	
Device type 01	1 x 10^6 Rads(Si)
Device type 02	3 x 10^5 Rads(Si)
Single event phenomenon (SEP) (see 4.4.4.4):	
Heavy ion No SEL at an effective LET	≤ 120 MeV-cm^2/mg
Heavy Ion Single event upset (SEU) rate	1 x 10^{-12} upsets/bit-day 7/
Proton Single event upset (SEU) rate	2 x 10^{-12} upsets/bit-day 7/
Neutron irradiation.	1 x 10^{14} neutrons/cm2 8/
Dose rate induced upset for device type 01	1 x 10^{10} Rad(Si)/sec for < 20 nsec
Dose rate survivability for device type 01	1 x 10^{12} Rad(Si)/sec for < 20 nsec
Latch-up	Immune by SOI technology

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2/ All voltages are referenced to V_{SS}.
3/ Maximum applied voltage shall not exceed 4.4 V.
4/ Voltage Regulator must be disabled and VDD must be driven externally.
5/ Optional on die Voltage Regulator allows device operation without V_{DD} core supply. Pin 19 is required to have no connection when NVREN = V_{SS}.
6/ For details RHA parameters and test results, contact the device manufacturer.
7/ Projected performance based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100 mil Aluminum shield using Weibull parameters derived from actual test data (see 4.4.4.4). Weibull parameters are available from the vendor to calculate projected upset rates for other orbits/environments (such as Adams 90% worst case) and using different upset rate calculating programs (such as Space Radiation 5.0).
8/ Guaranteed but not tested for 1MeV equivalent neutrons.

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; http://www.astm.org.)

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of this document are available online at http://www.jedec.org/ or from JEDEC, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V

3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and Figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on Figure 2.

3.2.3 Truth table. The truth table shall be as specified on Figure 3.

3.2.4 Output load circuit. The output load circuit for functional tests shall be as specified on Figure 4.

3.2.5 Tester timing characteristics and timing waveforms. The tester AC timing characteristics and timing waveforms shall be as specified on Figure 5 and applies to capacitance, read cycle, and write cycle measurements unless otherwise specified.

3.2.6 Radiation exposure circuit. The radiation test circuit shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request.

3.2.7 Functional tests. Various functional tests used to test this device are contained in appendix A (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

TABLE IA. Electrical performance characteristics. 1/ 2/

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ $3.0\ V \le V_{DDD} \le 3.6\ V$ $1.65\ V \le V_{DD} \le 1.95\ V$ NVREN = V_{DDD} unless otherwise specified 3/	Group A Sub-groups	Device type	Limits		Unit
					Min	Max	
Tests performed in voltage regulator disabled mode							
Standby Current – NCS disabled, regulator disabled Checkerboard pattern	I_{DDSB2} I_{DDDSB2}	f = 0 MHz, NCS, NOE, NWE, Address, Data = V_{DDD}; V_{DDD} = 3.6 V, V_{DD} = 1.95 V	1, 2, 3	All		12.0 0.2	mA
Standby Current –enabled, regulator disabled Complement Checkerboard pattern	I_{DDSB8} I_{DDDSB8}	f = 0 MHz, NCS, NWE, NOE , Address, Data = V_{SS}, V_{DDD} = 3.6 V, V_{DD} = 1.95 V	1, 2, 3	All		12.0 0.2	mA
Operating Supply Current Disabled, regulator disabled, 4/	I_{DDOP3} I_{DDDOP3}	f = 40 MHz, NCS, NOE, NWE = V_{DDD}, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address switching	4, 5, 6	All		1.0 4.0	mA
Operating Supply Current Deselected, regulator disabled, write mode 4/	I_{DDOP1} I_{DDDOP1}	f = 1 MHz, NCS, NOE = V_{DDD}, NWE vector controlled, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address and data switching	4, 5, 6	All		0.1 0.1	mA
Operating Supply Current Selected, regulator disabled, write mode low frequency 4/	I_{DDOPW1} $I_{DDDOPW1}$	f = 1 MHz, NCS=V_{SS}, NOE=V_{DDD}, NWE vector controlled, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address and data switching	4, 5, 6	All		1.25 0.15	mA
Operating Supply Current Selected, regulator disabled, write mode high frequency 4/	$I_{DDOPW50}$ $I_{DDDOPW50}$	f = 50 MHz, NCS=V_{SS}, NOE=V_{DDD}, NWE vector controlled, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address and data switching	4, 5, 6	All		50 7.5	mA
Operating Supply Current Selected, regulator disabled, read mode low frequency 4/	I_{DDOPR1} $I_{DDDOPR1}$	f = 1 MHz, NCS=V_{SS}, NOE, NWE =V_{DDD}, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address and data switching	4, 5, 6	All		0.75 0.125	mA
Operating Supply Current Selected, regulator disabled, read mode high frequency 4/	$I_{DDOPR50}$ $I_{DDDOPR50}$	f = 50 MHz, NCS=V_{SS}, NOE, NWE =V_{DDD}, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address and data switching	4, 5, 6	All		30 6.25	mA
Data Retention Current V_{DD}, regulator disabled	I_{DR1}	V_{DD} = 1.0 V V_{DDD} = 2.0 V	1, 2, 3	All		10	mA
Data Retention Current, V_{DDD} regulator disabled	I_{DR2}	V_{DD} = 1.0 V V_{DDD} = 2.0 V	1, 2, 3	All		1.0	mA

See footnotes at end of table.

TABLE IA. Electrical performance characteristics - Continued. 1/ 2/

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ $3.0\ V \le V_{DDD} \le 3.6\ V$ V_{DD} = Open NVREN = V_{SS} unless otherwise specified 3/	Group A Sub-groups	Device type	Limits		Unit
					Min	Max	
Tests performed in voltage regulator enabled mode							
Standby Current – NCS disabled, regulator enabled Checkerboard pattern	$I_{DDDSBVR02}$	f = 0 MHz, NCS, NOE, NWE = V_{DDD}, V_{DDD} = 3.6 V, address and data switching	1, 2, 3	All		12.0	mA
Standby Current –enabled, regulator enabled Complement Checkerboard pattern	$I_{DDDSBVR08}$	f = 0 MHz, NCS, NOE, NWE = V_{SS}, , V_{DDD} = 3.6 V, address and data switching	1, 2, 3	All		12.0	mA
Operating Supply Current Disabled, regulator enabled, address bus at max frequency 4/	I_{DDDOP3_VR}	f = 40 MHz, NCS, NOE, NWE = V_{DDD}, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		5	mA
Operating Supply Current Deselected, regulator enabled, write mode 4/	I_{DDDOP1_VR}	NCS, NOE = V_{DDD}, f = 1 MHz NWE vector controlled, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		0.12	mA
Operating Supply Current Selected, regulator enabled, write mode low frequency 4/	$I_{DDDOPW1\_VR}$	f = 1 MHz; NCS, NOE=V_{DDD}, NWE vector controlled, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		1.25	mA
Operating Supply Current Selected, regulator enabled, write mode high frequency 4/	$I_{DDDOPW50\_VR}$	f = 50 MHz, NCS=VSS, NOE=V_{DDD}, NWE vector controlled, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		50	mA
Operating Supply Current Selected, regulator enabled, read mode low frequency 4/	$I_{DDDOPR1\_VR}$	f = 1 MHz, NCS=VSS, NOE, NWE =V_{DDD}, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		0.75	mA
Operating Supply Current Selected, regulator enabled, read mode high frequency 4/	$I_{DDDOPR50\_VR}$	f = 50 MHz, NCS=VSS, NOE, NWE =V_{DDD}, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		30	mA

See footnotes at end of table.

TABLE IA. Electrical performance characteristics - Continued. 1/ 2/

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ $3.0\ V \le V_{DDD} \le 3.6\ V$ $1.65\ V \le V_{DD} \le 1.95\ V$ NVREN = V_{DDD} unless otherwise specified 3/	Group A Sub-groups	Device type	Limits		Unit
					Min	Max	
Tests performed in voltage regulator disabled mode							
Low level output voltage	V_{OL}	Write 0 to all cells. Address = 0, NOE, NCS = 0V, NWE = 3.0V. V_{DDD} = 3.0 V, V_{DD} = 1.65 V, I_{OL}=10 mA, V_{IL} =V_{SS}, V_{IH} = V_{DDD}	1, 2, 3	All		0.4	V
High level output voltage	V_{OH}	Write 1 to all cells. Address = 0, NOE, NCS = 0V, NWE = 3.0V. V_{DDD} = 3.0 V, V_{DD} =1.65 V, I_{OH}= -5 mA, V_{IL} = V_{SS}, V_{IH} = V_{DDD}	1, 2, 3	All	2.7		V
Input leakage current	I_{IL}	V_{IN} = 0 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, NCS=0V, all other pins at 3.6 V	1, 2, 3	All		5	µA
Input leakage current all inputs except NVREN	I_{IH}	V_{IN} = 3.6 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, all other pins at 0 V except NVREN	1, 2, 3	All		5	µA
Input leakage current on NVREN	I_{IH}	NVREN = 3.6 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, all other pins at 0 V	1, 2, 3	All	200	700	µA
Output leakage current	I_{OZL}	I/O pin= 0 V, V_{DDD} = 3.6 V, V_{DD} = 1.95, NCS = 0 V all other pins at 3.6 V	1, 2, 3	All	-10		µA
Output leakage current	I_{OZH}	I/O pin = 3.6 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 NCS = 0 V, NWE, NOE = 3.6 V, all other pins at 0 V	1, 2, 3	All		10	µA
Input capacitance 5/ (address, control, and NCS)	C_{INA} C_{INC} C_{NCS}	V_{IN} = V_{DDD} or V_{SS}, f = 1 MHz See 4.4.1e	4	All		7 17 20	pF
Output capacitance 5/	C_{OUT}		4	All		7	pF
Functional tests		See 3.2.7 and 4.4.1.c	7, 8	All			
Functional VR tests		See 3.2.7 and 4.4.1.c NVREN = V_{SS}, V_{DD} = Open	7, 8	All			
Data retention voltage	V_{DR}	V_{DDD} = 2.0 V, V_{DD} = 1.0 V	7, 8	All	6/		

See footnotes at end of table.

TABLE IA. Electrical performance characteristics - Continued. 1/ 2/

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ $3.0\ V \le V_{DDD} \le 3.6\ V$ or $2.3\ V \le V_{DDD} \le 2.7\ V$ $1.65\ V \le V_{DD} \le 1.95\ V$ $V_{IH} = V_{DDD}$, $V_{IL} = V_{SS}$ unless otherwise specified 3/ See figures 4 and 5	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Read cycle time	t_{AVAVR}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	15 16.5		ns
Address access time	t_{AVQV}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All		15 16.5	ns
Address change output invalid time	t_{AXQX}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	5 5		ns
Chip select access time	t_{SLQV}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All		15 16.5	ns
Chip select to output enable time	t_{SLQX}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	0 0		ns
Chip select to output disable time	t_{SHQZ}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All		2 2	ns
Output enable access time	t_{GLQV}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All		4 5	ns
Output enable to output active time	t_{GLQX}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	0.5 0.5		ns
Output enable to output disable time	t_{GHQZ}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All		3 3	ns
Write cycle time	t_{AVAVW}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	10 10		ns
Minimum write enable pulse width	t_{WLWH}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	6 6		ns
Chip select to end of write time	t_{SLWH}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	7 7		ns
Data valid to end of write time	t_{DVWH}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	5 5		ns
Address valid to end of write time	t_{AVWH}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	7 7		ns
Data hold time after end of write time	t_{WHDX}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	0 0		ns
Address valid setup to start of write time	t_{AVWL}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	0 0		ns
Address valid hold after end of write time	t_{WHAX}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	0 0		ns

See footnotes at end of table.

TABLE IA. Electrical performance characteristics - Continued. 1/ 2/

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ $3.0\ V \le V_{DDD} \le 3.6\ V$ or $2.3\ V \le V_{DDD} \le 2.7\ V$ $1.65\ V \le V_{DD} \le 1.95\ V$ $V_{IH} = V_{DDD}$, $V_{IL} = V_{SS}$ unless otherwise specified 3/ See figures 4 and 5	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Write enable to output disable time	t_{WLQZ}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All		2 2.5	ns
Write disable to output enable time	t_{WHQX}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	1 1		ns
Write disable write enable pulse width	t_{WHWL}	$3.0\ V \le V_{DDD} \le 3.6\ V$ $2.3\ V \le V_{DDD} \le 2.7\ V$	9, 10, 11	All	4 4		ns

1/ Pre-irradiation values for RHA marked devices shall also be the post-irradiation values unless otherwise specified.
2/ When performing post-irradiation electrical measurements for any RHA level $T_A = +25°C$. Limits shown are guaranteed at $T_A = +25°C \pm 5°C$.
3/ All tests meet the specifications for the voltage regulator enabled or disabled modes. V_{DD} is only relevant when the voltage regulator is disabled (NVREN= V_{DDD}). Voltage regulator not intended to power other devices in addition to the SRAM. SRAM is qualified to operate in either voltage regulator – enabled or disabled mode, but not switch between modes through the life of the part. Tests with supply voltage range of $2.3\ V \le V_{DDD} \le 2.7\ V$ and voltage regulator enabled (NVREN = V_{SS}) are not required.
4/ These dynamic operating mode current measurements (I_{DDOPx} and I_{DDDOPx}) exclude standby mode currents (I_{DDS} and I_{DDDS}).
5/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table IA.
6/ Load a known pattern, drop the voltage to the specified level, hold for .5 second and return to nominal supply level and check for disturbs in the pattern. Repeat the procedure for the complement pattern.

TABLE IB. SEP Test Limits 1/ 2/ 3/

Device Type	ION Type	Memory pattern	Bias V_{DD} = 1.65 V SEU Rate 7/	Bias V_{DD} =1.95 V No latch-up (SEL) Effective LET
All	Heavy ion	4/	1×10^{-12} upsets/bit-day 5/	LET ≤ 120 MeV/mg/cm^2
All	Proton	4/	2×10^{-12} upsets/bit-day 6/	-

1/ For SEP test conditions, see 4.4.4.4 herein.
2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
3/ For SEL worst case temperature $T_A = +125°C \pm 10°C$ and for SEU worst case temperature $T_A = +25°C \pm 10°C$.
4/ Testing shall be performed using checkerboard and checkerboard bar test patterns.
5/ Weibull parameters are available from the vendor upon request.
6/ The proton test is performed at the energy level 200 MeV and CRÈME 96 with Weibull parameters. Weibull parameters are available from the vendor upon request.
7/ Based on CREME96 (or other SER calculating programs such as Space Radiation 5.0) results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield using Weibull parameters derived from test results and analysis. Weibull parameters are available from the vendor upon request to calculate upset rates for other orbits/environments.

Case outline X



FIGURE 1. Case outline.

Symbol	Millimeters			Inches		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	2.62	2.94	3.28	.103	.116	.129
A1	2.16	2.41	2.66	.085	.095	.105
A2	4.00 MAX.			.157 MAX		
b	0.41	0.46	0.51	.016	.018	.020
c	0.10	0.15	0.20	.004	.006	.008
D	23.14	23.37	23.60	.911	.920	.929
e	1.14	1.27	1.40	.045	.050	.055
E1	21.34	21.34	21.54	.832	.840	.848
L	---	11.43	---	---	.450	---
Q	---	2.64	---	---	.104	---

1. The U.S. Government preferred system of measurement is the metric SI system. However, since this item originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
2. The package is assembled with two on package CDR33 chip capacitors 0.1uF with 50V rating which meet approved criteria and are similar to MIL-PRF-123 capacitors. Two capacitors placed between VDD and VSS to improve noise sensitivity for I/O switching and dose rate hardness.
3. “A” is the height of package including lid no capacitors.
4. Height of package including capacitors.
5. Ceramic lid assembly.

FIGURE 1. Case outline - Continued.

Device types	All	
Case outlines	X	
Terminal number	Terminal symbol	Terminal Function
1	A0	Address
2	A1	Address
3	A2	Address
4	A3	Address
5	A4	Address
6	NCS	Chip select active low
7	D0	Data
8	D1	Data
9	VDDD	Supply for I/O & Regulator
10	VSS	Common Ground
11	D2	Data
12	D3	Data
13	NWE	Write enable active low
14	A5	Address
15	A6	Address
16	A7	Address
17	A8	Address
18	A9	Address
19	VDD*	Supply for core
20	A10	Address
21	A11	Address
22	A12	Address
23	A13	Address
24	A14	Address
25	D7	Data
26	D6	Data
27	VDDD	Supply for I/O & Regulator
28	VSS	Common Ground
29	D5	Data
30	D4	Data
31	NOE	Output enable active low
32	A15	Address
33	A16	Address
34	A17	Address
35	A18	Address
36	NVREN**	Voltage Regulator enable active low

*VDD(core) – Do not connect to this pin when NVREN is driven low
** NVREN – Internal pull-down on this pin, no connection required to enable

FIGURE 2. Terminal connections.

NCS	NVREN	NWE	NOE	MODE	DQ
L	L	H	L	Regulator Read	Data Out
L	L	L	X	Regulator Write	Data In
L	L	H	H	Regulator Standby	High Z
H	L	X	X	Regulator Deselected	High Z
L	H	H	L	No regulator Read	Data Out
L	H	L	X	No regulator Write	Data In
L	H	H	H	No regulator Standby	High Z
H	H	X	X	No regulator Deselected	High Z
X	L	X	H	Output disabled	High Z
X	H	X	H	Output disabled	High Z

X: $V_I = V_{IH}$ or V_{IL}

NOE = V_{IH}: High Z output state maintained for NCS = X, NWE = X

FIGURE 3. Truth table.

AC Timing Output Load Circuit



NOTE 1: Set to 5 pF for T*QZ (Low-Z to High-Z) timing parameters.

I/O	VLOAD
3.3 V	$V_{DDD}/2$
2.5 V	$V_{DDD}/2$



1. All input rise and fall times = 1 ns between the 90% and 10% levels
2. Timing parameter reference voltage level.
3. ss: V_{OH} and V_{OL} steady state output voltage.
4. Output pin pulled to V_{LOAD} by output load circuit.

I/O type	$V_{IH}ac$	$V_{IL}ac$	V_{REF}	V_{LOAD}
3.3 V CMOS	V_{DDIO}	V_{SS}	$V_{DDIO}/2$	$V_{DDIO}/2$
2.5 V CMOS	V_{DDIO}	V_{SS}	$V_{DDIO}/2$	$V_{DDIO}/2$

FIGURE 4. Output load circuit



FIGURE 5. Timing waveforms.

WRITE CYCLE TIMING WAVEFORM



FIGURE 5. Timing waveforms - Continued.

4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

4.2.1 Additional criteria for device classes Q and V.

a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.

b. Interim and final electrical test parameters shall be as specified in table IIA and IIB herein.

c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection.

a. Tests shall be as specified in table IIA herein.

b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.

c. For device classes Q and V, subgroups 7, 8A, and 8B and 8 shall include verifying the functionality of the device.

d. O/V (Latch up) tests shall be measured only for the initial qualification and after any process or design changes which may affect the performance of the device. For device classes Q and V, the procedures and circuit shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.

e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535.

a. End-point electrical parameters shall be as specified in table IIA herein.

b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein. The total dose requirements shall be as defined within paragraph 1.6 herein.

4.4.4.1.1 Accelerated aging test. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ± 5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 Dose rate induced latchup testing. When specified in the purchase order or contract, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Test shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

4.4.4.3 Dose rate upset testing. Dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.

a. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

4.4.4.4 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

a. The ion beam angle of incidence shall be between normal to the die surface and 60 degrees to the normal, inclusive (i.e., 0° ≤ angled ≤ 60 degrees). No shadowing of the ion beam due to fixturing or package related effects are allowed.

b. The fluence shall be greater than 100 errors or ≥ 10^7 ions/cm2.

c. The flux shall be between 10^2 and 10^7 ion/cm^2/s.

d. The particle range shall be ≥ 20 microns in silicon.

e. The test temperature shall be +25°C and the maximum rated operating temperature +125°C.

f. Bias conditions shall be V_{DD}= 1.65 V dc for the upset measurements and V_{DD}= 1.95 V dc for the latchup measurements.

g. For SEP test limits see table IB herein.

4.4.4.5 Neutron testing. When required by the customer, neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein (see 1.6). All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA, for the subgroups specified in Table IIA herein at T_A = +25°C ± 5°C after an exposure of 2 x 10^{12} neutrons/cm^2 (minimum).

4.5 Delta measurements for device class V. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta limit compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at their option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

TABLE IIA. Electrical test requirements. 1/ 2/ 3/ 4/ 5/ 6/ 7/

Line no.	Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
2	Static burn-in (method 1015)	Not required	Required
3	Same as line 1		1*, 7* Δ
4	Dynamic burn-in (method 1015)	Required	Required
5	Same as line 1		1*, 7* Δ
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
9	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

1/ Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7, 8A, and 8B functional tests shall verify the truth table.
4/ * indicates PDA applies to subgroup 1 and 7.
5/ ** see 4.4.1e.
6/ Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
7/ See 4.4.1d.

Table IIB. Delta limits. 1/ 2/

Symbol	Parameter	Delta ±
I_{DDSB2} , I_{DDSB8}	Core Standby Current	10 % of referenced spec or 200 µA
I_{DDDSB2} , I_{DDDSB8}	I/O Standby Current	10 % of referenced spec or 100 µA
$I_{DDDSBVR02}$	I/O Standby Current, Regulator Enabled	10 % of referenced spec or 250 µA
I_{DR1}	Core Data Retention Current	10 % of referenced spec or 50 µA
I_{DR2}	I/O Data Retention Current	10 % of referenced spec or 50 µA
I_{IL}	Input Leakage Current	10 % of referenced spec or 0.5 µA
I_{OZL}, I_{OZH}	Output Leakage Current	10 % of referenced spec or 1.0 µA

1/ These parameters shall be recorded before and after the required burn-in and life tests to determine the delta.
2/ Parameter shifts for leakage parameters are calculated at -55°C only.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 Additional information. When specified in the purchase order or contract, a copy of the following additional data shall be maintained and available from the device manufacturer:

a. RHA test conditions (SEP).

b. Number of upsets (SEU).

c. Number of transients (SET).

d. Occurrence of latchup (SEL).

6.8 Power up time. The device meets all timing and functional specifications for power up times $\geq$ 100usec.

APPENDIX A

Appendix A forms a part of SMD 5962- 08215

FUNCTIONAL ALGORITHMS

A.1 SCOPE

A.1.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

A.1.1.1 Functional Test Conditions. V_{IH} and V_{IL} levels during functional testing shall comply with the requirements of 3.2.7 herein.

A.1.1.2 Functional Test Sequence. Functional test patterns may be performed in any order.

A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

A.3 ALGORITHMS

A.3.1 Algorithm A (pattern 1).

A.3.1.1 Checkerboard, checkerboard-bar.

Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum. Complement the pattern after each 32 addresses so the checkerboard pattern continues from row to row.
Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
Step 3. Load memory with a checkerboard-bar pattern incrementing the address as described in Step 1.
Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

A.3.2 Algorithm B (pattern 2).

A.3.2.1 March LR(fast row).

Step 1. Increment address from minimum to maximum writing each address with alternating data pattern (x55).
Step 2. Increment address from minimum to maximum while performing 2a and 2b.
Step 2a. Read and verify an address.
Step 2b. Write the address with complement data (xAA).
Step 3. Decrement address from maximum to minimum while performing 3a, 3b, 3c, 3d.
Step 3a. Read and verify an address.
Step 3b. Write the address with true data (x55).
Step 3c. Read and verify the address.
Step 3d. Write the address with complement data (xAA).
Step 4. Decrement address from maximum to minimum while performing 4a and 4b.
Step 4a. Read and verify the address.
Step 4b. Write the address with true data (x55).
Step 5. Decrement address from maximum to minimum while performing 5a, 5b, 5c, and 5d.
Step 5a. Read and verify the address.
Step 5b. Write the address with complement data (xAA).
Step 5c. Read and verify the address.
Step 5d. Write the address with true data (x55).
Step 6. Decrement address from maximum to minimum while performing 6a.
Step 6a. Read and verify the address.

A.3.3 Algorithm C (pattern 3).

A.3.3.1 Control Signals Functional Verification.

Each test performed independently.
NOE Functional test: Read with NOE = V_{IH} and confirm high-Z outputs.
NCS Functional test: Read with NCS = V_{IH} and verify high-Z outputs.

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 16-02-01

Approved sources of supply for SMD 5962-08215 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE number	Vendor similar PIN 2/
5962H0821501QXC	34168	HXS6408-AQH
5962H0821501VXC	34168	HXS6408-AVH
5962F0821502QXC	34168	HRT6408AWF
5962F0821502VXC	34168	HRT6408AVF

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.

2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
34168	Honeywell SSEC MN14-3C12 12001 State Highway 55 Plymouth, MN 55441