
								R	REVISI	ONS										
LTR					[DESCI	RIPTIC	ON					DA	TE (YF	R-MO-	-DA)	APPROVED			
В	requ 2.05 plac	ireme °C/W e corre	nts. R to 2.0 ection	lemove °C/W in Figu	ed all o and T ure 1,	class N J from b dime	/irefer 150°C ension	rences C to 17 s (milli	. Corr 5°C in meters	IL-PRI rected 1.3. [s colur ers in 1	θ _{JC} fro Decima nn).	m	13-05-06			Charles Saffle				
С	tWH time Rem	nods. WL. A to par nove in TABLI	Updat Added agrap Iforma	ed Tal supply h 1.4. ition or	a reflect vendor's current modeling and testing Table IA limits for tGLQX, tWLQZ, tWHQX, and pply voltage ramp time and voltage regulator settling .4. Clarify NVREN conditions in TABLE IA. In only tests VDDMIN and VDDDMIN from TABLE IA Ided IIL, IOZL, IOZH, IDR1, and IDR2 to TABLE IIB.						14-01-23			Cha	Charles F. Saffle					
D	Corr	ection	s to Ta	able IA	A and Figure 4, Output load circuit glg 14-07-15 Charles							rles F.	Saffle							
E	surv	ivabilit	y puls		h time	in sec	tion 1.			Dose i d Table				15-0)2-19		Cha	rles F.	Saffle	
F				o Optio itional						VDDD - IIb) in se	ction		16-0)2-01		Cha	rles F.	Saffle	!
REV																				
SHEET REV	F	F	F 47	F	F	F	F	F	F											
SHEET	15	F 16	F 17	F 18 REV	19	F 20	F 21 F	F 22 F	F 23 F	F		F	F	F	F		F	F		
SHEET REV SHEET	15	-	-	18	19	-	21	22	23	F 4	F 5	F 6	F 7	F 8	F 9	F 10	F 11	F 12	F 13	F 14
SHEET REV SHEET REV STATUS	15	-	-	18 REV SHE PRE	19	20 D BY	21 F	22 F	23 F	-	-	6 C	7 DLA L	8 AND	9 AND	10 MAR	11 RITIM	12 E	-	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16 RD CUIT	-	18 REV SHE PRE Ken	19 / EET	20 ED BY Rice	21 F	22 F	23 F	-	-	6 C	7 DLA L	8 AND BUS,	9 AND OHIC	10 MAR 0 432	11 RITIMI 218-39	12 E 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A MICR DR THIS DRAWI FOR USE BY	NDAF OCIRC AWING	16 20 20 20 20 30 30 30 30 30 30 30 30 30 30 30 30 30	3LE NTS	18 REV SHE Ken CHE Che	19 / EET PARE neth R ECKEL	20 ED BY Rice D BY	21 F 1	22 F	23 F	4 MIC CM	5 CRO	6 CO http:/	0LA L LUMI //www UIT, 512K	AND BUS, /.land	9 AND OHIC landn MOR -BIT	10 MAR 0 432 mariti Y, D (4M	11 218-39 <u>me.d</u> 91GIT	12 E 990 Ia.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A MICR MICR DR THIS DRAWI	NDAF OCIRC AWING NG IS A All DEP NCIES (16 RD CUIT G VAILAI ARTME DF THE	BLE NTS	18 REV SHE Ken CHE Che APP Rob	19 / EPARE neth R ECKEL ri Rida	20 ED BY Rice D BY ED BY Heber G APP	21 F 1	22 F 2	23 F 3	4 MIC CM HA	5 CRO0 OS/S RDE	6 CO http:/	UIT, LON	AND BUS, J.land MEN X 8 V VC	9 AND OHIC landn MOR -BIT DLTA	10 MAR 0 432 mariti Y, D (4M	11 218-39 <u>me.d</u> 91GIT	12 E 990 Ia.mil	13	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A MICR DR THIS DRAWI FOR USE BY AND AGE DEPARTME	NDAF OCIRC AWING NG IS A All DEP NCIES (16 20 20 20 20 30 30 30 30 30 30 30 30 30 30 30 30 30	BLE NTS	18 REV SHE Ken CHE Che APP Rob	19 / EPARE neth R ECKEL ri Rida PROVE ert M.	20 ED BY Rice D BY Hebei G APPI 08-1	21 F 1 ROVA 0-14	22 F 2	23 F 3	4 MIC CM HA MC	5 CRO0 OS/S RDE	6 CO http:// CIRC SOI, 5 NED, ITHIC CAG	UIT, LON	AND BUS, /.land MEN X 8 W VC LICO DE	9 AND OHIC landn MOR -BIT DLTA	10 MAR 9 432 mariti Y, D (4M AGE	11 218-39 me.d PIGIT), RA SRA	12 990 1a.mil AL, DIA ⁻	13	14

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.



	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 3
	STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
_				
	and using different upset rate calculating programs (such as Guaranteed but not tested for 1MeV equivalent neutrons.	Space Radiation	5.0).	
	available from the vendor to calculate projected upset rates	for other orbits/env	vironments (such as Adams	
	Projected performance based on CREME96 results for a ge- behind 100 mil Aluminum shield using Weibull parameters d			
<u>6</u> /	For details RHA parameters and test results, contact the dev			0
	Optional on die Voltage Regulator allows device operation w when NVREN = V_{SS} .	VITNOUT VDD CORE SU	ppiy. Pin 19 is required to l	have no connection
<u>4</u> /	Voltage Regulator must be disabled and VDD must be drive			
3/	Maximum applied voltage shall not exceed 4.4 V.			
	maximum levels may degrade performance and affect reliab All voltages are referenced to V _{SS} .	ility.		
	Stresses above the absolute maximum rating may cause pe		to the device. Extended op	eration at the
	Latch-up		Immune by SOI techn	оюду
	Dose rate survivability for device type 01		1 x 10 ¹² Rad(Si)/sec fo	r < 20 nsec
	Dose rate induced upset for device type 01		1 x 10 ¹⁰ Rad(Si)/sec fo	or < 20 nsec
	Proton Single event upset (SEU) rate Neutron irradiation.		∠ x IU upsets/bit-da 1 x 10 ¹⁴ neutrons/cm2	y <u>//</u> 8/
	Heavy Ion Single event upset (SEU) rate		1 x 10 ⁻¹² upsets/bit-da	y <u>7/</u>
	Heavy ion No SEL at an effective LET		≤ 120 MeV-cm²/mg	
	Single event phenomenon (SEP) (see 4.4.4.4):			
	Device type 01 Device type 02		1 x 10 ⁻ Rads(Si) 3 x 10 ⁵ Rads(Si)	
	Maximum total dose available (dose rate = 300 rad/s – X	-ray source)	1×10^{6} D-4-(0)	
	Device type 02.		3x 10 ⁵ Rads(Si)	
	Maximum total dose available (dose rate = 50-300 rad(Si Device type 01		1x 10 ⁶ Rads(Si)	
1.	6 <u>Radiation features.</u> <u>6</u> /			
	logic tests (MIL-STD-883, method 5012)		100 percent	
	Fault coverage measurement of manufacturing			
1.	5 Digital logic testing for device classes Q and V.			
	Voltage regulator settling time			
	Supply voltage ramp time – voltage regulator disabled			
	Case operating temperature range (T _C) Supply voltage ramp time – voltage regulator enabled			
	Voltage on any pin (V_{IN})			
	Low level input voltage range (VIL)		0.3 V dc to 0.3 x V _{DDD}	
	High level input voltage range (VIH)		$\dots 0.7 \times V_{DDD}$ to $V_{DDD} + 0$.	3 V dc
	Supply voltage reference (V _{SS})			<u></u>
	Optional Supply voltage range I/O (V _{DDD}) Supply voltage range Core (V _{DD})		2.3 V dc to 2.7 V dc	<u>4</u> / 5/
	Supply voltage range I/O (V _{DDD})			
1.	4 Recommended operating conditions. 3/			
	Maximum junction temperature (T _J)		175°C	
	Case operating temperature range (T _C)		55°C to +125°C	
	Maximum power dissipation			* 40
	Thermal resistance, junction to case (Θ_{JC}) Output voltage applied to high Z-state		2.0 °C/W	Vdc
	Lead temperature (soldering 5 seconds)			
	Storage temperature			
	DC or average output current (I _{OUT})		15 mA	
	DC output voltage range (V _{IN})			
	Supply voltage range Core (V_{DD}) DC input voltage range (V_{IN})			V de
	Supply voltage range I/O (V _{DDD})			
	1.3 Absolute maximum ratings. 1/ 2/			

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://quicksearch.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; <u>http://www.astm.org</u>.)

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of this document are available online at <u>http://www.jedec.org/</u> or from JEDEC, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	4

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein and Figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on Figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on Figure 3.

3.2.4 Output load circuit. The output load circuit for functional tests shall be as specified on Figure 4.

3.2.5 <u>Tester timing characteristics and timing waveforms</u>. The tester AC timing characteristics and timing waveforms shall be as specified on Figure 5 and applies to capacitance, read cycle, and write cycle measurements unless otherwise specified.

3.2.6 <u>Radiation exposure circuit</u>. The radiation test circuit shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request.

3.2.7 <u>Functional tests</u>. Various functional tests used to test this device are contained in appendix A (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	5

	TABLE I/	A. Electrical performance characteristics.	<u>1/ 2</u> /				
Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $3.0 V \le V_{DDD} \le 3.6 V$ $1.65 V \le V_{DD} \le 1.95 V$	Group A Sub- groups	Device type	Lin	nits	Unit
		NVREN = V _{DDD} unless otherwise specified 3/			Min	Max	
Tests performed in voltage regulator disabled mode							
Standby Current – NCS disabled, regulator disabled Checkerboard pattern	I _{DDSB2} I _{DDDSB2}	f = 0 MHz, NCS, NOE, NWE, Address, Data = V_{DDD} ; V_{DDD} = 3.6 V, V_{DD} = 1.95 V	1, 2, 3	All		12.0 0.2	mA
Standby Current –enabled, regulator disabled Complement Checkerboard pattern	I _{DDSB8} I _{DDDSB8}	f = 0 MHz, NCS, NWE, NOE , Address, Data = V_{SS},V_{DDD} = 3.6 V, V_{DD} = 1.95 V	1, 2, 3	All		12.0 0.2	mA
Operating Supply Current Disabled, regulator disabled, <u>4</u> /	I _{DDOP3} I _{DDDOP3}	f = 40 MHz, NCS, NOE, NWE = V_{DDD} , V _{DDD} = 3.6 V, V _{DD} = 1.95 V, address switching	4, 5, 6	All		1.0 4.0	mA
Operating Supply Current Deselected, regulator disabled, write mode <u>4</u> /	I _{DDOP1} I _{DDDOP1}	f = 1 MHz, NCS, NOE = V_{DDD} , NWE vector controlled, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, address and data switching	4, 5, 6	All		0.1 0.1	mA
Operating Supply Current Selected, regulator disabled, write mode low frequency <u>4</u> /	Iddopw1 Idddopw1	f = 1 MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE vector controlled, V _{DDD} = 3.6 V, V _{DD} = 1.95 V, address and data switching	4, 5, 6	All		1.25 0.15	mA
Operating Supply Current Selected, regulator disabled, write mode high frequency <u>4</u> /	Iddopw50 Idddopw50	$ \begin{array}{l} f=50 \text{ MHz, NCS=V_{SS}, NOE=V_{DDD},} \\ \text{NWE vector controlled, } V_{DDD}=3.6 \text{ V}, \\ V_{DD}=1.95 \text{ V}, \text{ address and data} \\ \text{switching} \end{array} $	4, 5, 6	All		50 7.5	mA
Operating Supply Current Selected, regulator disabled, read mode low frequency <u>4</u> /	I _{DDOPR1} I _{DDDOPR1}	$ \begin{array}{l} f = 1 \ MHz, \ NCS = V_{SS}, \ NOE, \ NWE \\ = V_{DDD}, \ V_{DDD} = 3.6 \ V, \ V_{DD} = 1.95 \ V, \\ address \ and \ data \ switching \end{array} $	4, 5, 6	All		0.75 0.12 5	mA
Operating Supply Current Selected, regulator disabled, read mode high frequency <u>4</u> /	Iddopr50 Idddopr50	$ \begin{array}{l} f = 50 \text{ MHz, NCS=V}_{\text{SS}}, \text{ NOE, NWE} \\ = V_{\text{DDD}}, V_{\text{DDD}} = 3.6 \text{ V}, V_{\text{DD}} = 1.95 \text{ V}, \\ \text{address and data switching} \end{array} $	4, 5, 6	All		30 6.25	mA
Data Retention Current V_{DD} , regulator disabled	I _{DR1}	V _{DD} = 1.0 V V _{DDD} = 2.0 V	1, 2, 3	All		10	mA
Data Retention Current, V _{DDD} regulator disabled	I _{DR2}	V _{DD} = 1.0 V V _{DDD} = 2.0 V	1, 2, 3	All		1.0	mA

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 6

	TABLE IA. <u>Ele</u>	ectrical performance characteristics - Continu	ued. <u>1</u> / <u>2</u>	<u>2</u> /			
Test	Symbol	$\begin{array}{c} \text{Conditions} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ 3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V} \\ \text{V}_{\text{DD}} = \text{Open} \end{array}$	Group A Sub- groups	Device type	Lin	nits	Unit
		NVREN = V_{SS} unless otherwise specified <u>3</u> /	groupe		Min	Max	
Tests performed in voltage regulator enabled mode							
Standby Current – NCS disabled, regulator enabled Checkerboard pattern	IDDDSBVR02	f = 0 MHz, NCS, NOE, NWE = V_{DDD} , V _{DDD} = 3.6 V, address and data switching	1, 2, 3	All		12.0	mA
Standby Current –enabled, regulator enabled Complement Checkerboard pattern	IDDDSBVR08	f = 0 MHz, NCS, NOE, NWE = $V_{SS},$, V_{DDD} = 3.6 V, address and data switching	1, 2, 3	All		12.0	mA
Operating Supply Current Disabled, regulator enabled, address bus at max frequency <u>4</u> /	Idddop3_vr	f = 40 MHz, NCS, NOE, NWE = $V_{\text{DDD}},$ V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		5	mA
Operating Supply Current Deselected, regulator enabled, write mode <u>4</u> /	I _{DDDOP1_VR}	NCS, NOE = V_{DDD} , f = 1 MHz NWE vector controlled, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		0.12	mA
Operating Supply Current Selected, regulator enabled, write mode low frequency <u>4</u> /	IDDDOPW1_VR	f = 1 MHz; NCS, NOE=V _{DDD} , NWE vector controlled, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		1.25	mA
Operating Supply Current Selected, regulator enabled, write mode high frequency 4/	Idddopw50_vr	f = 50 MHz, NCS=VSS, NOE=V _{DDD} , NWE vector controlled, V_{DDD} = 3.6 V, address and data switching	4, 5, 6	All		50	mA
Operating Supply Current Selected, regulator enabled, read mode low frequency 4/	IDDDOPR1_VR	f = 1 MHz, NCS=VSS, NOE, NWE =V _{DDD} , V _{DDD} = 3.6 V, address and data switching	4, 5, 6	All		0.75	mA
Operating Supply Current Selected, regulator enabled, read mode high frequency 4/	Idddopr50_vr	f = 50 MHz, NCS=VSS, NOE, NWE =V _{DDD} , V _{DDD} = 3.6 V, address and data switching	4, 5, 6	All		30	mA

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	7

T	ABLE IA. <u>Elect</u> r	rical performance characteristics - Co	ntinued. <u>1</u> /	<u>2</u> /			
Test	Symbol	$\begin{array}{c} \text{Conditions} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ 3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V} \\ 1.65 \text{ V} \leq \text{V}_{\text{DD}} \leq 1.95 \text{ V} \\ \text{NVREN} = \text{V}_{\text{DDD}} \\ \text{unless otherwise specified } \underline{3}/ \end{array}$	$\begin{array}{c c} -55^\circ C \leq T_C \leq +125^\circ C & Group \ A \\ 3.0 \ V \leq V_{DDD} \leq 3.6 \ V & Sub- \\ 1.65 \ V \leq V_{DD} \leq 1.95 \ V & groups \\ NVREN = V_{DDD} \end{array} \qquad $		Lir	mits	Unit
					Min	Max	1 _
Tests performed in voltage regulator disabled mode				<u> </u>			
Low level output voltage	V _{OL}	$ Write 0 to all cells. Address = 0, \\ NOE, NCS = 0V, NWE = 3.0V. \\ V_{DDD} = 3.0 V, V_{DD} = 1.65 V, \\ I_{OL} = 10 \text{ mA}, V_{IL} = V_{SS}, V_{IH} = V_{DDD} $	1, 2, 3	All		0.4	V
High level output voltage	V _{OH}	$\label{eq:Write 1 to all cells. Address = 0,} \\ NOE, NCS = 0V, NWE = 3.0V. \\ V_{DDD} = 3.0 V, V_{DD} = 1.65 V, I_{OH} = \\ -5 \text{ mA}, V_{IL} = V_{SS}, V_{IH} = V_{DDD} \\ \end{array}$	1, 2, 3	All	2.7		V
Input leakage current	IIL	$V_{IN} = 0 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, NCS=0V, all other pins at 3.6 V$	1, 2, 3	All		5	μA
Input leakage current all inputs except NVREN	IIH	V_{IN} = 3.6 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, all other pins at 0 V except NVREN	1, 2, 3	All		5	μA
Input leakage current on NVREN	IIH	NVREN = 3.6 V, V_{DDD} = 3.6 V, V_{DD} = 1.95 V, all other pins at 0 V	1, 2, 3	All	200	700	μA
Output leakage current	I _{OZL}	I/O pin= 0 V, V _{DDD} = 3.6 V, V _{DD} = 1.95, NCS = 0 V all other pins at 3.6 V	1, 2, 3	All	-10		μA
Output leakage current	I _{OZH}	I/O pin = 3.6 V, V _{DDD} = 3.6 V, V _{DD} = 1.95 NCS = 0 V, NWE, NOE = 3.6 V, all other pins at 0 V	1, 2, 3	All		10	μA
Input capacitance <u>5</u> / (address, control, and NCS)	C _{INA} CINC C _{NCS}	$V_{IN} = V_{DDD}$ or V_{SS} , f = 1 MHz See 4.4.1e	4	All		7 17 20	pF
Output capacitance <u>5</u> /	C _{OUT}		4	All		7	pF
Functional tests		See 3.2.7 and 4.4.1.c	7, 8	All			
Functional VR tests		See 3.2.7 and 4.4.1.c NVREN = V_{SS} , V_{DD} = Open	7, 8	All			
Data retention voltage	V _{DR}	V_{DDD} = 2.0 V, V_{DD} = 1.0 V	7, 8	All	<u>6</u> /		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	8

T.	ABLE IA. <u>E</u>	lectrical performance characteristics	s - Continued.	<u>1/ 2</u> /			
Test	Symbol	$\begin{array}{c} \text{Conditions} \\ -55^\circ\text{C} \leq \text{T}_\text{C} \leq +125^\circ\text{C} \\ 3.0 \; \text{V} \leq \text{V}_\text{DDD} \leq 3.6 \; \text{V} \; \text{or} \\ 2.3 \; \text{V} \leq \text{V}_\text{DDD} \leq 2.7 \; \text{V} \\ 1.65 \; \text{V} \leq \text{V}_\text{DD} \leq 1.95 \; \text{V} \\ \text{V}_\text{IH} = \text{V}_\text{DDD}, \; \text{V}_\text{IL} = \text{V}_\text{SS} \\ \text{unless otherwise specified } \underline{3}/ \end{array}$	Group A subgroups	Device type	Lim	iits	Unit
		See figures 4 and 5			Min	Max	
Read cycle time	t _{avavr}	$\begin{array}{l} 3.0 \ V \leq V_{DDD} \leq 3.6 \ V \\ 2.3 \ V \leq V_{DDD} \leq 2.7 \ V \end{array}$	9, 10, 11	All	15 16.5		ns
Address access time	t _{AVQV}	$\begin{array}{l} 3.0 \ V \leq V_{DDD} \leq 3.6 \ V \\ 2.3 \ V \leq V_{DDD} \leq 2.7 \ V \end{array}$	9, 10, 11	All		15 16.5	ns
Address change output invalid time	t _{AXQX}	$\begin{array}{l} 3.0 \ V \leq V_{DDD} \leq 3.6 \ V \\ 2.3 \ V \leq V_{DDD} \leq 2.7 \ V \end{array}$	9, 10, 11	All	5 5		ns
Chip select access time	t _{SLQV}	$3.0 V \le V_{DDD} \le 3.6 V$ $2.3 V \le V_{DDD} \le 2.7 V$	9, 10, 11	All		15 16.5	ns
Chip select to output enable time	t _{SLQX}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	0 0		ns
Chip select to output disable time	t _{SHQZ}	$3.0 V \le V_{DDD} \le 3.6 V$ $2.3 V \le V_{DDD} \le 2.7 V$	9, 10, 11	All		2 2	ns
Output enable access time	t _{GLQV}	$3.0 V \le V_{DDD} \le 3.6 V$ $2.3 V \le V_{DDD} \le 2.7 V$	9, 10, 11	All		4 5	ns
Output enable to output active time	t _{GLQX}	$3.0 V \le V_{DDD} \le 3.6 V$ $2.3 V \le V_{DDD} \le 2.7 V$	9, 10, 11	All	0.5 0.5		ns
Output enable to output disable time	t _{GHQZ}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}$ $2.3 \text{ V} \le \text{V}_{\text{DDD}} \le 2.7 \text{ V}$	9, 10, 11	All		3 3	ns
Write cycle time	t _{avavw}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	10 10		ns
Minimum write enable pulse width	t _{wLwH}	$3.0 V \le V_{DDD} \le 3.6 V$ $2.3 V \le V_{DDD} \le 2.7 V$	9, 10, 11	All	6 6		ns
Chip select to end of write time	t _{slwh}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	7 7		ns
Data valid to end of write time	t _{DVWH}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	5 5		ns
Address valid to end of write time	t _{avwh}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	7 7		ns
Data hold time after end of write time	t _{WHDX}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	0 0		ns
Address valid setup to start of write time	t _{AVWL}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	0 0		ns
Address valid hold after end of write time	t _{WHAX}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$ $2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$	9, 10, 11	All	0 0		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	9

TABLE IA. Electrical performance characteristics - Continued. 1/ 2/

Test	Symbol	Conditions -55°C $\leq T_C \leq +125°C$ 3.0 V $\leq V_{DDD} \leq 3.6$ V or	Group A	Device	Lin	nits	Unit
		$\begin{array}{l} 2.3 \ V \leq V_{DDD} \leq 3.0 \ V \ Ol \\ 2.3 \ V \leq V_{DDD} \leq 2.7 \ V \\ 1.65 \ V \leq V_{DD} \leq 1.95 \ V \\ V_{IH} = V_{DDD}, \ V_{IL} = V_{SS} \\ \begin{array}{l} \text{unless otherwise specified } \underline{3}/ \end{array}$	subgroups	type	Min	Мах	
		See figures 4 and 5					
Write enable to output	t _{WLQZ}	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$	9, 10, 11	All		2	ns
disable time		$2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$				2.5	
Write disable to output	t _{WHQX}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}$	9, 10, 11	All	1		ns
enable time		$2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$			1		
Write disable write enable	twнw∟	$3.0 \text{ V} \leq \text{V}_{\text{DDD}} \leq 3.6 \text{ V}$	9, 10, 11	All	4		ns
pulse width		$2.3 \text{ V} \leq \text{V}_{\text{DDD}} \leq 2.7 \text{ V}$			4		

Pre-irradiation values for RHA marked devices shall also be the post-irradiation values unless otherwise specified. 1/

When performing post-irradiation electrical measurements for any RHA level $T_A = +25$ °C. Limits shown are guaranteed at $T_A = +25$ °C. 2/ +25°C + 5°C.

3/ All tests meet the specifications for the voltage regulator enabled or disabled modes. V_{DD} is only relevant when the voltage regulator is disabled (NVREN= V_{DDD}). Voltage regulator not intended to power other devices in addition to the SRAM. SRAM is qualified to operate in either voltage regulator - enabled or disabled mode, but not switch between modes through the life of the part. Tests with supply voltage range of $2.3 \text{ V} \le V_{\text{DDD}} \le 2.7 \text{ V}$ and voltage regulator enabled (NVREN = V_{SS}) are not required.

These dynamic operating mode current measurements (IDDOPx and IDDDOPx) exclude standby mode currents (IDDS and IDDDS).

5/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table IA.

Load a known pattern, drop the voltage to the specified level, hold for .5 second and return to nominal supply level and check 6/ for disturbs in the pattern. Repeat the procedure for the complement pattern.

Device Type	ION Type	Memory pattern	Bias V _{DD} = 1.65 V SEU Rate <u>7</u> /	Bias V _{DD} =1.95 V No latch-up (SEL) Effective LET
All	Heavy ion	<u>4</u> /	1 x 10 ⁻¹² upsets/bit-day <u>5</u> /	LET ≤ 120 MeV/mg/cm ²
All	Proton	<u>4</u> /	2 x 10 ⁻¹² upsets/bit-day <u>6</u> /	-

TABLE IB. SEP Test Limits 1/ 2/ 3/

For SEP test conditions, see 4.4.4.4 herein. <u>1</u>/

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and gualifying activity.

For SEL worst case temperature $T_A = +125^{\circ}C \pm 10^{\circ}C$ and for SEU worst case temperature $T_A = +25^{\circ}C \pm 10^{\circ}C$.

<u>3/</u> <u>4/</u> <u>5/</u> 6/ Testing shall be performed using checkerboard and checkerboard bar test patterns.


Weibull parameters are available from the vendor upon request.

The proton test is performed at the energy level 200 MeV and CRÈME 96 with Weibull parameters. Weibull parameters are available from the vendor upon request.

7/ Based on CREME96 (or other SER calculating programs such as Space Radiation 5.0) results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield using Weibull parameters derived from test results and analysis. Weibull parameters are available from the vendor upon request to calculate upset rates for other orbits/environments.

STANDARD
MICROCIRCUIT DRAWING

SIZE A		5962-08215
	REVISION LEVEL F	SHEET 10



Symbol	Millimeters			Inches		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	2.62	2.94	3.28	.103	.116	.129
A1	2.16	2.41	2.66	.085	.095	.105
A2	4.00 MAX.			.157 MAX		
b	0.41	0.46	0.51	.016	.018	.020
С	0.10	0.15	0.20	.004	.006	.008
D	23.14	23.37	23.60	.911	.920	.929
е	1.14	1.27	1.40	.045	.050	.055
E1	21.34	21.34	21.54	.832	.840	.848
L		11.43			.450	
Q		2.64			.104	

1. The U.S. Government preferred system of measurement is the metric SI system. However, since this item originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

- 2. The package is assembled with two on package CDR33 chip capacitors 0.1uF with 50V rating which meet approved criteria and are similar to MIL-PRF-123 capacitors. Two capacitors placed between VDD and VSS to improve noise sensitivity for I/O switching and dose rate hardness.
- 3. "A" is the height of package including lid no capacitors.
- 4. Height of package including capacitors.
- 5. Ceramic lid assembly.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	12

Case outlines		All X
erminal number	Terminal symbol	Terminal Function
1	A0	Address
2	A0 A1	Address
3	A2	Address
4	A3	Address
5	A4	Address
6	NCS	Chip select active low
7	D0	Data
8	D1	Data
9	VDDD	Supply for I/O & Regulato
10	VSS	Common Ground
11	D2	Data
12	D3	Data
13	NWE	Write enable active low
14	A5	Address
15	A6	Address
16	A7	Address
17	A8	Address
18	A9	Address
19	VDD*	Supply for core
20	A10	Address
21	A11	Address
22	A12	Address
23	A13	Address
24	A14	Address
25	D7	Data
26	D6	Data
27	VDDD	Supply for I/O & Regulato
28	Vss	Common Ground
29	D5	Data
30	D4	Data
31	NOE	Output enable active low
32	A15	Address
33	A16	Address
34	A17	Address
35	A18	Address
36	NVREN**	Voltage Regulator enable active low

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 13


NCS	NVREN	NWE	NOE	MODE	DQ
L	L	Н	L	Regulator Read	Data Out
L	L	L	Х	Regulator Write	Data In
L	L	Н	Н	Regulator Standby	High Z
Н	L	Х	Х	Regulator Deselected	High Z
L	Н	Н	L	No regulator Read	Data Out
L	Н	L	Х	No regulator Write	Data In
L	Н	Н	Н	No regulator Standby	High Z
Н	Н	Х	Х	No regulator Deselected	High Z
X	L	Х	Н	Output disabled	High Z
X	Н	Х	Н	Output disabled	High Z

X: $V_I = V_{IH}$ or V_{IL}

NOE = V_{IH} : High Z output state maintained for NCS = X, NWE = X

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	14



STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990SIZE
ASIZE
A5962-08215REVISION LEVEL
FSHEET
15




FIGURE 5. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	16




FIGURE 5. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	17

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA and IIB herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device classes Q and V, subgroups 7, 8A, and 8B and 8 shall include verifying the functionality of the device.
- d. O/V (Latch up) tests shall be measured only for the initial qualification and after any process or design changes which may affect the performance of the device. For device classes Q and V, the procedures and circuit shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	18

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes M, Q and V shall be as specified in MIL-PRF-38535.

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein. The total dose requirements shall be as defined within paragraph 1.6 herein.

4.4.4.1.1 <u>Accelerated aging test</u>. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the preirradiation end-point electrical parameter limit at $25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Dose rate induced latchup testing</u>. When specified in the purchase order or contract, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Test shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.

a. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

4.4.4 <u>Single event phenomena (SEP</u>). When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60 degrees to the normal, inclusive (i.e., $0^{\circ} \leq$ angled \leq 60 degrees). No shadowing of the ion beam due to fixturing or package related effects are allowed.
- b. The fluence shall be greater than 100 errors or $\geq 10^7$ ions/cm₂.
- c. The flux shall be between 10^2 and 10^7 ion/cm²/s.
- d. The particle range shall be \geq 20 microns in silicon.
- e. The test temperature shall be +25°C and the maximum rated operating temperature +125°C.
- f. Bias conditions shall be V_{DD} = 1.65 V dc for the upset measurements and V_{DD} = 1.95 V dc for the latchup measurements.
- g. For SEP test limits see table IB herein.

4.4.4.5 <u>Neutron testing</u>. When required by the customer, neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein (see 1.6). All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA, for the subgroups specified in Table IIA herein at $T_A = +25^{\circ}C \pm 5^{\circ}C$ after an exposure of 2 x 10¹² neutrons/cm² (minimum).

4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta limit compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at their option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and 9.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08215
		REVISION LEVEL F	SHEET 19

Line no.	Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)		
		Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)		1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	
2	Static burn-in (method 1015)	Not required	Required	
3	Same as line 1		1*, 7* Δ	
4	Dynamic burn-in (method 1015)	Required	Required	
5	Same as line 1		1 *, 7 * ∆	
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	
8	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 ∆	
9	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	

1/ Blank spaces indicate tests are not applicable.
2/ Any or all subgroups may be combined when using high-speed testers.
3/ Subgroups 7, 8A, and 8B functional tests shall verify the truth table.
4/ * indicates PDA applies to subgroup 1 and 7.
5/ ** see 4.4.1e.
(1) the distribution of the limit (and table 100) to the limit (and table 100).

 $\overline{6}/\Delta$ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).

<u>7/</u> See 4.4.1d.

Table IIB. Delta limits. <u>1/ 2</u>/

Symbol	Parameter	Delta ±
I _{DDSB2} , I _{DDSB8}	Core Standby Current	10 % of referenced spec or 200 µA
IDDDSB2, IDDDSB8	I/O Standby Current	10 % of referenced spec or 100 µA
IDDDSBVR02	I/O Standby Current, Regulator Enabled	10 % of referenced spec or 250 µA
I _{DR1}	Core Data Retention Current	10 % of referenced spec or 50 µA
I _{DR2}	I/O Data Retention Current	10 % of referenced spec or 50 µA
IIL	Input Leakage Current	10 % of referenced spec or 0.5 µA
I _{OZL} , I _{OZH}	Output Leakage Current	10 % of referenced spec or 1.0 µA

These parameters shall be recorded before and after the required burn-in and life tests to determine the delta. <u>1</u>/

2/ Parameter shifts for leakage parameters are calculated at -55°C only.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08215
		REVISION LEVEL F	SHEET 20

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA test conditions (SEP).
- b. Number of upsets (SEU).
- c. Number of transients (SET).
- d. Occurrence of latchup (SEL).

6.8 <u>Power up time</u>. The device meets all timing and functional specifications for power up times \geq 100usec.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	21

APPENDIX A

Appendix A forms a part of SMD 5962- 08215

FUNCTIONAL ALGORITHMS

A.1 SCOPE

A.1.1 <u>Scope.</u> Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

A.1.1.1 <u>Functional Test Conditions</u>. V_{IH} and V_{IL} levels during functional testing shall comply with the requirements of 3.2.7 herein.

A.1.1.2 <u>Functional Test Sequence</u>. Functional test patterns may be performed in any order.

A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

A.3 ALGORITHMS

A.3.1 Algorithm A (pattern 1).

A.3.1.1 Checkerboard, checkerboard-bar.

- Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum. Complement the pattern after each 32 addresses so the checkerboard pattern continues from row to row.
- Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 3. Load memory with a checkerboard-bar pattern incrementing the address as described in Step 1.
- Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

A.3.2 Algorithm B (pattern 2).

A.3.2.1 March LR(fast row).

- Step 1. Increment address from minimum to maximum writing each address with alternating data pattern (x55).
- Step 2. Increment address from minimum to maximum while performing 2a and 2b.
- Step 2a. Read and verify an address.
- Step 2b. Write the address with complement data (xAA).
- Step 3. Decrement address from maximum to minimum while performing 3a, 3b, 3c, 3d.
- Step 3a. Read and verify an address.
- Step 3b. Write the address with true data (x55).
- Step 3c. Read and verify the address.
- Step 3d. Write the address with complement data (xAA).
- Step 4. Decrement address from maximum to minimum while performing 4a and 4b.
- Step 4a. Read and verify the address.
- Step 4b. Write the address with true data (x55).
- Step 5. Decrement address from maximum to minimum while performing 5a, 5b, 5c, and 5d.
- Step 5a. Read and verify the address.
- Step 5b. Write the address with complement data (xAA).
- Step 5c. Read and verify the address.
- Step 5d. Write the address with true data (x55).
- Step 6. Decrement address from maximum to minimum while performing 6a.
- Step 6a. Read and verify the address.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08215
		REVISION LEVEL F	SHEET 22

APPENDIX A – Continued.

Appendix A forms a part of SMD 5962- 08215

A.3.3 Algorithm C (pattern 3).

A.3.3.1 Control Signals Functional Verification.

Each test performed independently. NOE Functional test: Read with NOE = V_{IH} and confirm high-Z outputs. NCS Functional test: Read with NCS = V_{IH} and verify high-Z outputs.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08215
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	23

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 16-02-01

Approved sources of supply for SMD 5962-08215 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H0821501QXC	34168	HXS6408-AQH
5962H0821501VXC	34168	HXS6408-AVH
5962F0821502QXC	34168	HRT6408AWF
5962F0821502VXC	34168	HRT6408AVF

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

34168

Honeywell SSEC MN14-3C12 12001 State Highway 55 Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.