
	REVISIONS		
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
E	Corrected Thermal Resistance in 1.3. Added Power supply ramp time in 1.4. Editorial correction in 1.6. Corrected Iddopp1, IddoppR1 and IddoppR40 conditions; corrected CINC maximum limit; added CINNCS symbol for device types 01 and 02 in table IA. Corrected Vol. and Vol. conditions for device type 02 in table IA. Corrected tavov in table IA. Corrected minimum Millimeters in figure 1 for symbol c. Corrected figure 4. Updated timing transition waveform and updated write timing waveform to figure 5. Editorial correction to ILK and IOLK in table IIB. Updated drawing to current MIL-PRF-38535 requirements Ihl	14-02-04	Charles F. Saffle
F	Added V _{OL2} , V _{OH2} , and C _{NBE} tests to Table IA. Added Read/Standby and Byte/Read/Standby modes to Figure 3 Truth Table. Corrections to Figure 4, Output Load Circuit waveform and Figure 5, Write Timing waveform. Added paragraph 6.8, Pin descriptions table glg	14-06-13	Charles F. Saffle
G	Corrected Dose rate induced upset and survivability in paragraph 1.6 Ilb	15-01-19	Charles F. Saffle
Н	Corrected Table IIA and IIB. Update to current requirements. – IIb	18-07-27	Charles F. Saffle



			1	1												1		1		
REV																				
SHEET																				
REV	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н							
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27							
REV STATUS				REV	,		Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A	C N/A PREPARED BY Kenneth Rice							DLA I					_							
STAM MICRO DRA		CUIT			CKED heri Ric					COLUMBUS, OHIO 43218-3990 http://www.dla.mil/landandmaritime										
APPROVED BY THIS DRAWING IS AVAILABLE FOR USE BY ALL					MICROCIRCUIT, MEMORY, DIGITAL, CMOS/SOI,								OI,							
DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			DRAWING APPROVAL DATE 08-07-08				512K X 32-BIT (16M), RADIATION-HARDENED, LOW VOLTAGE SRAM, MONOLITHIC SILICON													
AMSC N/A				REV	ISION I	_EVEL H	1	SIZE CAGE CODE A 67268 5962-08						0820	3					
					,	SHEET	<u> </u>	1	OF 2	27	_	•								

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01 <u>1</u> /	HXSR01632-D(Q or V)H	512K X 32-bit rad-hard CMOS/SOI SRAM 1MRAD	20 ns
02 <u>1</u> /	HLXSR01632-D(Q or V)H	512K X 32-bit rad-hard CMOS/SOI SRAM 1MRAD	25 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline. The case outline are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	See figure 1	86	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

1/ See Table IA for conditions that clarify access times.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 2

1.3 Absolute maximum ratings. 2/ 3/					
Supply voltage range I/O (V _{DDD})		0 5 \/ do to 14 4 \/ d	•		
Supply voltage range Core (V _{DD})					
DC input voltage range (V _{IN})					
DC output voltage range (V _{OUT})					
DC or average output current (Iout)			.0 1 0.0		
Storage temperature					
Lead temperature (soldering 5 seconds)					
Thermal resistance, junction to case (O _{JC})					
Output voltage applied to high Z-state			5V dc		
Maximum power dissipation			.01 40		
Case operating temperature range (T _C)					
Maximum junction temperature (T _J)					
1.4 Recommended operating conditions.					
Supply voltage range I/O (V _{DDD})		3.0 V dc to 3.6 V dc	4/		
Optional Supply voltage range I/O (V _{DDD}) (Device type			=		
Supply voltage range Core (V _{DD}) (Device type 01)			lc		
Optional Supply voltage range Core (V _{DD}) (Device type					
Supply voltage reference (V _{SS})		0.0 V dc			
High level input voltage range (V_{IH})		0.7 x V_{DDD} to V_{DDD} +	0.3 V dc <u>4</u> /		
Low level input voltage range ($V_{I\!L}$)					
Voltage on any pin (V _{IN})		0.3 V dc to V_{DDD} + 0	.3 <u>4</u> /		
Power Down Time					
Case operating temperature range (T _C)					
Power supply ramp time		1 x 10 ⁻⁵ to 1 seconds	i		
1.5 <u>Digital logic testing for device classes Q and V.</u>					
Fault coverage measurement of manufacturing					
logic tests (MIL-STD-883, method 5012)		100 percent			
1.6 Radiation features. <u>5</u> /					
For device types 01 and 02:					
Maximum total dose available (dose rate = 50-300 rad (Si)/s)	1 Mrads(Si)			
Single event phenomenon (SEP) (see 4.4.4.4):					
Heavy ion No SEL at an effective LET		≤ 120 MeV-cm²/ma			
Heavy Ion Single event upset (SEU) rate			ay <u>6</u> /		
Proton Single event upset (SEU) rate for device type	01	2 x 10 ⁻¹² upsets/bit-day <u>6</u> /			
Proton Single event upset (SEU) rate for device type					
Neutron irradiation		1 x 10 ¹⁴ neutrons/cm ² <u>7</u> /			
Dose rate induced upset		1 x 10 ¹⁰ Rad(Si)/sec	for < 20 nsec		
Dose rate survivability		1 x 10 ¹² Rad(Si)/sec t	for < 20 nsec		
Latch-up		Immune by SOI techi	nology		
2/ Stresses above the absolute maximum rating may cause pe	ermanent damage	to the device. Extended o	neration at the		
maximum levels may degrade performance and affect relial		to the device. Extended t	peration at the		
3/ All voltages are referenced to V _{ss} .	-···· , ·				
4/ Maximum applied voltage shall not exceed 4.4 V.					
5/ For details RHA parameters and test results, contact the de	evice manufacture	er.			
6/ Projected performance based on CREME96 results for a ge			on-flare conditions		
behind 100mil Aluminum shield using Weibull parameters of	derived from actua	al test data (see 4.4.4.4). W	eibull parameters		
are					
available from the vendor to calculate projected upset rates			ns 90% worst case)		
and using different upset rate calculating programs (such a	s Space Radiation	n 5.0).			
7/ Guaranteed but not tested for 1MeV equivalent neutrons.					
STANDARD	SIZE				
MICROCIRCUIT DRAWING	A		5962-08203		
DLA LAND AND MARITIME					
COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET		
202011000, 01110 10210 0000		Н	3		

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL (ASTM)

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; https://www.astm.org.)

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of these documents are available online at https://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD							
MICROCIRCUIT DRAWING							
DLA LAND AND MARITIME							
COLUMBUS, OHIO 43218-3990							

SIZE A		5962-08203
	REVISION LEVEL H	SHEET 4

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and Figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on Figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on Figure 3.
 - 3.2.4 Output load circuit. The output load circuit for functional tests shall be as specified on Figure 4.
- 3.2.5 <u>Tester timing characteristics and timing waveforms</u>. The tester AC timing characteristics and timing waveforms shall be as specified on Figure 5 and applies to capacitance, read cycle, and write cycle measurements unless otherwise specified.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation test circuit shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request.
- 3.2.7 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 5

TABLE IA. Electrical performance characteristics. $\underline{1}/\underline{2}/$

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A subgroups	Device type	Lir	mits	Unit
		$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V} \text{ or } 2.3 \text{ V} \le \text{V}_{\text{DDD}} \le 2.7 \text{ V}$ and $1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$ unless otherwise specified	Subgroups	турс	Min	Max	
	ı	Device type 01		l.	1		
Standby Current – NCS	I _{DDSB2}	F=0MHz, NCS, NOE, NWE = V _{DDD}	1, 2, 3	01		30.0	
disabled	I _{DDDSB2}					0.3	
Standby Current –	I _{DDSB}	F=0MHz, NCS, NOE, NWE=V _{SS}	1, 2, 3	01		30.0	
enabled	I _{DDDSB}					0.3	
Operating Supply Current Disabled,	I _{DDOP3}	F=40MHz, NCS, NOE, NWE = V _{DDD}	1, 2, 3	01		2	
address bus at max frequency 3/	I _{DDDOP3}					5	
Operating Supply	I _{DDOP1}	F = 1MHz, NCS, NOE = V _{DDD} , NWE vector	1, 2, 3	01		0.1	
Current Deselected, write mode 3/	I _{DDDOP1}	controlled				0.15	
Operating Supply Current Selected, write	I _{DDOPW1}	F=1MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE	1, 2, 3	01		5.0	mA
mode low frequency 3/	I _{DDDOPW1}	vector controlled				0.35	
Operating Supply Current Selected, write	I _{DDOPW40}	F=40MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE vector controlled	1, 2, 3	01		200	
mode high frequency 3/	I _{DDDOPW40}	vector controlled				14.0	
Operating Supply Current Selected, read	I _{DDOPR1}	F=1MHz, NCS=V _{SS} , NOE, NWE =V _{DDD}	1, 2, 3	01		2.0	
mode low frequency 3/	I _{DDDOPR1}					0.2	
Operating Supply Current Selected, read	I _{DDOPR40}	F=40MHz, NCS=V _{SS} , NOE, NWE =V _{DDD}	1, 2, 3	01		80	
mode high frequency 3/	I _{DDDOPR40}					8	
Data Retention Current	I _{DR1}	$V_{DD} = 1.0 \text{ V}$ $V_{DDD} = 2.0 \text{ V}$	1, 2, 3	01		20	
	I _{DR2}					0.2	
Low level output voltage	V _{OL}	$V_{DDD} = 3.0 \text{ V}, V_{DD} = 1.65 \text{ V}, I_{OL} = 10 \text{mA}, $ $V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	1, 2, 3	01		0.4	V
Low level output voltage 4/	V _{OL2}	$V_{DDD} = 2.5 \text{ V}, V_{DD} = 1.65 \text{ V}, I_{OL} = 10\text{mA}, $ $V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	1, 2, 3	01		0.4	V
High level output voltage	V _{OH}	$V_{DDD} = 3.0 \text{ V}, V_{DD} = 1.65 \text{ V},$ $I_{OH} = -5\text{mA}, V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	1, 2, 3	01	2.7		V
High level output voltage 4/	V _{OH2}	$V_{DDD} = 2.5 \text{ V}, V_{DD} = 1.65 \text{ V},$ $I_{OH} = -5\text{mA}, V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	1, 2, 3	01	2.0		V
Input leakage current	I _{ILK}	$V_{\text{IN}} = 3.6 \text{ V}, \ V_{\text{DDD}} = 3.6 \text{ V}, \ V_{\text{DD}} = 1.95 \text{ V},$ all other pins at 3.6 V	1, 2, 3	01		5	^
Output leakage current	I _{OLK}	$V_{\text{OUT}} = 3.6 \text{V}, \ V_{\text{DDD}} = 3.6 \ \text{V}, \ V_{\text{DD}} = 1.95 \ \text{V},$ all other pins at 3.6 V	1, 2, 3	01		10	μΑ

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 6

TABLE IA. Electrical performance characteristics - Continued. $\underline{1}/\underline{2}/\underline{2}$

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $3.0 \ V \le V_{DDD} \le 3.6 \ V$ or 2.3 \ V \ Signs V_{DDD} \ Signs 2.7 \ V and	Group A subgroups	Device type	Limits		Unit
		1.65 V ≤ V _{DD} ≤ 1.95 V					
		unless otherwise specified					
		See figures 4 and 5			Min	Max	
		Device type 01 – continued.					
Input capacitance <u>5</u> /	C _{INA}	$V_{IN} = V_{DDD}$ or V_{SS} , $f = 1$ MHz, See 4.4.1e	4	01		7	
(address and control)	C _{INC}					17	
	C _{INNCS}					20	pF
	C _{NBE}					7	
Output capacitance 5/	Соит	$V_{IN} = V_{DDD}$ or V_{SS} , $f = 1$ MHz, See 4.4.1e	4	01		7	
Functional tests		See 3.2.7 and 4.4.1.c	7, 8	01			
Data retention voltage	V_{DR}	$V_{DDD} = 2.0 \text{ V}, V_{DD} = 1.0 \text{ V}$	7, 8	01	<u>6</u> /		
Read cycle time	t _{AVAVR}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	20		
		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			22		
Address access time	t _{AVQV}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01		20	
		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V				22	
Address change output	t _{AXQX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	4		
invalid time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V	-, -,		4		
Chip select access time	t _{SLQV}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01		20	
		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V				22	
Chip select to output	t _{SLQX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		ns
enable time		$2.3 \text{ V} \le \text{V}_{\text{DDD}} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$			0		
Chip select to output	t _{SHQZ}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01		4	
disable time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$				4	
Chip enable access	t _{EHQV}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01		20	
time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V		01		22	
Chip enable to output	t _{EHQX}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01	0		
enable time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V			0		
Chip enable to output	t _{ELQZ}	3.0 V ≤ V _{DDD} ≤ 3.6 V, 1.65 V ≤ V _{DD} ≤ 1.95 V	9, 10, 11	01		4	
disable time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V				4	
Byte enable access time	t _{BLQV}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01		6	
		$2.3 \text{ V} \le \text{V}_{\text{DDD}} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$				6	
	·						

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 7

TABLE IA. Electrical performance characteristics - Continued. $\underline{1}/\underline{2}/\underline{2}$

Test	Symbol	Conditions all devices $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ 3.0 \text{ V} \leq \text{V}_{DDD} \leq 3.6 \text{ V} \\ \text{or } 2.3 \text{ V} \leq \text{V}_{DDD} \leq 2.7 \text{ V} \\ \text{and} \\ 1.65 \text{ V} \leq \text{V}_{DD} \leq 1.95 \text{ V} \\ \text{V}_{\text{IH}} = \text{V}_{\text{DDD}}, \text{V}_{\text{IL}} = \text{V}_{\text{SS}} \\ \text{unless otherwise specified} $	Group A subgroups	Device type	Lir	nits	Unit
		See figures 4 and 5			Min	Max	
		Device type 01 – continued.	1		ı	1	1
Byte enable to output active time	t _{BLQX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
active time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			0		
Byte enable to output disable time	t _{BHQZ}	3.0 V ≤ V _{DDD} ≤ 3.6 V, 1.65 V ≤ V _{DD} ≤ 1.95 V	9, 10, 11	01		4	
uisable liffle		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V				4	
Output enable access	t _{GLQV}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01		6	
time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V				6	
Output enable to	t _{GLQX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
output active time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			0		
Output enable to	t _{GHQZ}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01		4	
output disable time		$2.3 \text{ V} \le \text{V}_{\text{DDD}} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$				4	
Write cycle time	tavavw	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	12		
		$2.3 \text{ V} \le \text{V}_{\text{DDD}} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$			12		
Minimum write	twlwh	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01	7		
enable pulse width		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V			7		
Chip select to end of	t _{SLWH}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	10		
write time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V			10		
Chip enable to end of	t _{EHWH}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	10		
write time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V			10		
Data valid to end of	t _{DVWH}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	6		
write time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			6		ns
Address valid to end	t _{AVWH}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	12		
of write time		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V			12		
Data hold time after	t _{WHDX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
end of write time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			0		
Address valid setup	t _{AVWL}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
to start of write time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			0]	
Address valid hold	t _{WHAX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
after end of write time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 8

TABLE IA. Electi	rical performance	e characteristics	 Continued. 	1/	2/

Test	Symbol	Conditions all devices $-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$ $3.0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	Group A subgroups	Device type	Lir	mits	Unit
Write enable to output	t _{WLQZ}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01		4	
disable time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$, , , , , , ,			4	
Write disable to output	t _{WHQX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
enable time		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			0		
Write disable write enable pulse width 6/	t _{WHWL}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01	5		
_		2.3 V ≤ V _{DDD} ≤ 2.7 V, 1.65 V ≤ V _{DD} ≤ 1.95 V			5		
Byte enable to end of write time	t _{BLWH}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	10		
		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$			10		ns
Byte Enable pulse width	t _{BLBH}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01	8		113
		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$					
Write Enable to End of Byte Enable	t _{WLBH}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	8		
,		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$					
Data Valid to End of Byte Enable	t _{DVBH}	$3.0 \text{ V} \le \text{V}_{\text{DDD}} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{\text{DD}} \le 1.95 \text{ V}$	9, 10, 11	01	8		
·		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$					
Data Hold Time after End of Byte Enable	t _{BHDX}	$3.0 \text{ V} \le \text{V}_{DDD} \le 3.6 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$	9, 10, 11	01	0		
		$2.3 \text{ V} \le \text{V}_{DDD} \le 2.7 \text{ V}, 1.65 \text{ V} \le \text{V}_{DD} \le 1.95 \text{ V}$					

STANDARD							
MICROCIRCUIT DRAWING							
DLA LAND AND MARITIME							
COLUMBUS, OHIO 43218-3990							

SIZE A		5962-08203
	REVISION LEVEL H	SHEET 9

Test	Symbol	-55°C ≤ T _C ≤			Device type	Lir	mits	Unit
		$1.35 \text{ V} \leq \text{V}_{DD}$: unless otherwise	e specified			Min	Max	
	1	I	e type 02	T	ı		ı	1
Standby Current – NCS disabled	I _{DDSB2}	F=0MHz, NCS, NOE, N	$IWE = V_{DDD}$	1, 2, 3	02		30.0	
	I _{DDDSB2}	E ONLL NOO NOE N	NA/E \/	4.0.0	00		0.3	
Standby Current Enabled	I _{DDSB}	F=0MHz, NCS, NOE, N	WE=V _{SS}	1, 2, 3	02		30.0	
Operating Supply Current	I _{DDDSB}	F=40MHz, NCS, NOE,	NIME - V	1, 2, 3	02		0.3 1.7	_
Disabled, address bus at	I _{DDOP3}	F=40IVII IZ, NCS, NCL,	INVVL = VDDD	1, 2, 3	02			
max frequency 3/	I _{DDDOP3}						5	_
Operating Supply Current Deselected, write mode 3/	I _{DDOP1}	F = 1MHz, NCS, NOE = vector controlled	= V _{DDD} , NWE	1, 2, 3	02		0.085	_
_	I _{DDDOP1}						0.15	
Operating Supply Current Selected, write mode low	I _{DDOPW1}	F=1MHz, NCS=V _{SS} , NO vector controlled	DE=V _{DDD} , NWE	1, 2, 3	02		4.3	
frequency 3/	I _{DDDOPW1}	voolor controlled					0.35	mA
Operating Supply Current	I _{DDOPW40}	F=40MHz, NCS=V _{SS} , N	IOE=V _{DDD} , NWE	1, 2, 3	02		170	
Selected, write mode high frequency 3/	I _{DDDOPW40}	vector controlled					14.0	
Operating Supply Current	I _{DDOPR1}	F=1MHz, NCS=V _{SS} , NC	DE, NWE =V _{DDD}	1, 2, 3	02		1.7	
Selected, read mode low frequency <u>3</u> /	I _{DDDOPR1}						0.2	
Operating Supply Current	I _{DDOPR40}	F=40MHz, NCS=V _{SS} , N	IOE, NWE =V _{DDD}	1, 2, 3	02		68	
Selected, read mode high IDDDOPR40	I _{DDDOPR40}						8	_
Data Retention Current	I _{DR1}	$V_{DD} = 1.0 \text{ V}$ $V_{DDD} =$	2.0 V	1, 2, 3	02		20	
	I _{DR2}						0.2	
Low level output voltage	V _{OL}	$V_{DDD} = 3.0 \text{ V}, V_{DD} = 1.3 $ $V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	5 V, I _{OL} =10mA,	1, 2, 3	02		0.4	
Low level output voltage <u>4</u> /	V _{OL2}	$V_{DDD} = 2.5 \text{ V}, V_{DD} = 1.6$ $V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	5 V, I _{OL} =10mA,	1, 2, 3	02		0.4	V
High level output voltage	V _{OH}	$V_{DDD} = 3.0 \text{ V}, V_{DD} = 1.35$ $V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	5 V, I _{OH} =-5mA,	1, 2, 3	02	2.7		V
High level output voltage 4/	V _{OH2}	$V_{DDD} = 2.5 \text{ V}, V_{DD} = 1.65$ $V_{IL} = V_{SS}, V_{IH} = V_{DDD}$	5 V, I _{OH} =-5mA,	1, 2, 3	02	2.0		
Input leakage current	I _{ILK}	$V_{IN} = 3.6 \text{ V}, V_{DDD} = 3.6$ all other pins at 3.6 V	$V, V_{DD} = 1.95 V,$	1, 2, 3	02		5	μΑ
Output leakage current	I _{OLK}	$V_{OUT} = 3.6V$, $V_{DDD} = 3.6V$ all other pins at 3.6 V	$8 \text{ V}, \text{ V}_{DD} = 1.95 \text{ V},$	1, 2, 3	02		10	μπ
Input capacitance <u>5</u> /	C _{INA}	$V_{IN} = V_{DDD}$ or V_{SS} , $f = 1$	MHz, See 4.4.1e	4	02		7	pF
(address and control)	C _{INC}						17	1
	CINNCS						20	-
	C _{NBE}						7	
See footnotes at end of ta	able.							
STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME		AWING	SIZE A			59	62-082	203
		1			1			

TABLE IA. Electrical performance characteristics – Continued. $\underline{1}/\underline{2}/$

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $3.0 \ V \le V_{DDD} \le 3.6 \ V$ $1.35 \ V \le V_{DD} \le 1.65 \ V$ unless otherwise specified	Group A subgroups	Device type	Lin	nits	Unit
		V _{IH} = V _{DDD} , V _{IL} = V _{SS} unless otherwise specified , see Figures 4 and 5			Min	Max	
		Device 02 – continued.	•				
Output capacitance 5/	C _{OUT}	$V_{IN} = V_{DDD}$ or V_{SS} , $f = 1$ MHz See 4.4.1e	4	02		7	pF
Functional tests		See 3.2.7 and 4.4.1.c	7, 8A, 8B	02			
Data retention voltage	V_{DR}	V _{DDD} = 2.0 V, V _{DD} = 1.0 V	7, 8A, 8B	02	<u>6</u> /		
Read cycle time	t _{AVAVR}		9, 10, 11	02	25		
Address access time	t _{AVQV}		9, 10, 11	02		25	
Address change output invalid time	t _{AXQX}		9, 10, 11	02	4		
Chip select access time	t _{SLQV}		9, 10, 11	02		25	
Chip select to output enable time	t _{SLQX}		9, 10, 11	02	0		
Chip select to output disable time	t _{SHQZ}		9, 10, 11	02		5	
Chip enable access time	t _{EHQV}		9, 10, 11	02		25	
Chip enable to output enable time	t _{EHQX}		9, 10, 11	02	0		
Chip enable to output disable time	t _{ELQZ}		9, 10, 11	02		5	ns
Byte enable access time	t _{BLQV}		9, 10, 11	02		6	113
Byte enable to output active time	t _{BLQX}		9, 10, 11	02	0		
Byte enable to output disable time	t _{BHQZ}		9, 10, 11	02		5	
Output enable access time	t _{GLQV}		9, 10, 11	02		6	
Output enable to output active time	t _{GLQX}		9, 10, 11	02	0		
Output enable to output disable time	t _{GHQZ}		9, 10, 11	02		5	
Write cycle time	tavavw		9, 10, 11	02	12		
Minimum write enable pulse width	twLwH		9, 10, 11	02	7		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	11

TABLE IA. <u>Electrical performance characteristics</u> – Continued. <u>1</u>/ <u>2</u>/

		Conditions					
Test	Symbol	-55° C ≤ T_{C} ≤+125 $^{\circ}$ C 3.0 V ≤ V_{DDD} ≤ 3.6 V 1.35 V ≤ V_{DD} ≤ 1.65 V unless otherwise specified	Group A subgroups	Device type	Lin	nits	Unit
		$V_{IH} = V_{DDD}, V_{IL} = V_{SS}$ unless otherwise specified			Min	Max	
		see Figures 4 and 5 Device 02 – contin	uod				
Chin calcat to and of write		Device 02 – Contin		00	10		
Chip select to end of write time	t _{SLWH}		9, 10, 11	02	12		
Chip enable to end of write time	t _{EHWH}		9, 10, 11	02	12		
Data valid to end of write time	t _{DVWH}		9, 10, 11	02	6		
Address valid to end of write time	t _{AVWH}		9, 10, 11	02	12		
Data hold time after end of write time	t _{WHDX}		9, 10, 11	02	0		
Address valid setup to start of write time	t _{AVWL}		9, 10, 11	02	0		
Address valid hold after end of write time	t _{WHAX}		9, 10, 11	02	0		ns
Write enable to output disable time	t _{WLQZ}		9, 10, 11	02		4	
Write disable to output enable time	t _{WHQX}		9, 10, 11	02	0		
Write disable write enable pulse width 4/	t _{WHWL}		9, 10, 11	02	5		
Byte enable to end of write time	t _{BLWH}		9, 10, 11	02	10		
Byte Enable pulse width	t _{BLBH}		9, 10, 11	02	8		
Write Enable to End of Byte Enable	t _{WLBH}		9, 10, 11	02	8		
Data Valid to End of Byte Enable	t _{DVBH}		9,10, 11	02	8		
Data Hold Time after End of Byte Enable	t _{BHDX}		9, 10, 11	02	0		

- 1/2 Pre-irradiation values for RHA marked devices shall also be the post-irradiation values unless otherwise specified. 1/2 When performing post-irradiation electrical measurements for any RHA level 1/2 = +25°C. Limits shown are guaranteed at $T_A = +25^{\circ}C + 5^{\circ}C.$
- 3/ These dynamic operating mode current measurements (I_{DDOPx and} I_{DDDOPx}) exclude standby mode currents (I_{DDS and} I_{DDDS}).
- 4/ Guaranteed but not tested.
- 5/ As verified by functional tests.
- 6/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be guaranteed to the limits specified in table IA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	12

TABLE IB. SEP Test Limits 1/2/3/

Device	ION Type	Memory pattern	Bias $V_{DD} = 1.65 \text{ V Device } 01$ Bias $V_{DD} = 1.35 \text{ V Device } 02$	Bias V _{DD} =1.95 V Device 01
Туре	TOTA Type	wemory pattern	SEU Rate Adam's 90% environment <u>7</u> /	Bias V _{DD} =1.65 V Device 02 No latch-up (SEL)
				Effective LET
01, 02	Heavy ion	<u>4</u> /	1 x 10 ⁻¹² upsets/bit-day <u>5</u> /	LET ≤ 120 MeV/mg/cm ²
01	Proton	<u>4</u> /	2 x 10 ⁻¹² upsets/bit-day <u>6</u> /	-
02	Proton	<u>4</u> /	5 x 10 ⁻¹² upsets/bit-day <u>6</u> /	-

- For SEP test conditions, see 4.4.4.4 herein.
- <u>1/</u> <u>2</u>/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- For SEL worst case temperature $T_A = +125^{\circ}\text{C} \pm 10^{\circ}\text{C}$ and for SEU worst case temperature $T_A = +25^{\circ}\text{C} \pm 10^{\circ}\text{C}$.
- Testing shall be performed using checkerboard and checkerboard bar test patterns.
- Weibull parameters are available from the vendor upon request.
- 4/ 5/ 6/ The proton test is performed at the energy level 200 MeV and CRÈME 96 with Weibull parameters. Weibull parameters are available from the vendor upon request.
- 7/ Based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield. Weibull parameters available from the vendor to calculate upset rates for other orbits/environments (such as Adams 90% worst case) and using different upset rate calculating programs (such as Space Radiation 5.0).

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08203
		REVISION LEVEL H	SHEET 13

Case outline X **⊕ ⊕** 86 86 PLS E1 q2 84 PLS **(** ⊕ **((** – q1 – 2 PLS 2 PLS — A2 SEE NOTE 4 A — SEE NOTE 2 A1 -— L1 — 4 PLS FIGURE 1. Case outline. SIZE **STANDARD** 5962-08203 Α **MICROCIRCUIT DRAWING** DLA LAND AND MARITIME SHEET **REVISION LEVEL** COLUMBUS, OHIO 43218-3990 Н 14

Symbol		Millimeters			Inches	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	2.59	2.87	3.15	.102	.113	.124
A1	2.19	2.44	2.69	.086	.096	.106
A2			4.01			.158
b	0.15	0.20	0.25	.006	.008	.010
С	0.125	0.15	0.20	.005	.006	.008
D1	21.47	21.67	21.87	.845	.853	.861
е	.585	.635	.685	.023	.025	.027
E1	28.63	28.91	29.19	1.127	1.138	1.149
L	52.83			2.080		
L1		15.835			.623	
L2	62.99	63.50	64.01	2.480	2.500	2.520
q1 <u>5</u> /	58.29	58.42	58.55	2.295	2.300	2.305
q2 <u>5</u> /	54.23	54.36	54.49	2.135	2.140	2.145

- 1. The U.S. Government preferred system of measurement is the metric SI system. However, since this item originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.
- 2. All exposed metalized areas are gold plated over electroplated nickel.
- 3. Package lid is electrically connected to V_{SS} for package \dot{X} .
- 4. The package is assembled with four on package CDR33 chip capacitors 0.1uF with 50V rating which meet approved criteria and are similar to MIL-PRF-123 capacitors. Two capacitors placed between V_{DD} and V_{SS} and two between V_{DDD} and V_{SS} to improve noise sensitivity for I/O switching and dose rate hardness. A2 is height of package including the capacitors.
- 5. Tie bar measurements are for reference only.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	15

Device types	All	Device types	All
Case outlines	X	Case outlines	X
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	Cathode	86	Anode
2	V_{SS}	85	V_{SS}
3	V_{DD}	84	V_{DD}
4	A0	83	V_{DD}
5	A1	82	A18
6	A2	81	A17
7	A3	80	A16
8 9	A4	79 78	A15
10	V _{SS} V _{DDD}	76	V_{SS}
11	DQ0	76	DQ31
12	DQ1	75	DQ30
13	DQ2	74	DQ29
14	DQ3	73	DQ28
15	DQ4	72	DQ27
16	DQ5	71	DQ26
17	V _{SS}	70	V _{SS}
18	V_{DDD}	69	V_{DDD}
19	NBE0	68	NBE3
20	NCS	67	NOE
21	DQ6	66	DQ25
22	DQ7	65	DQ24
23	DQ8	64	DQ23
24 25	DQ9 NWE	63 62	DQ22 CE
26	NBE1	61	NBE2
27	V _{DDD}	60	V _{DDD}
28	V _{SS}	59	V _{SS}
29	DQ10	58	DQ21
30	DQ11	57	DQ20
31	DQ12	56	DQ19
32	DQ13	55	DQ18
33	DQ14	54	DQ17
34	DQ15	53	DQ16
35	V_{DDD}	52	V_{DDD}
36	V _{SS}	51	V _{SS}
37 38	A5 A6	50 49	A14 A13
39	A7	49	A12
40	A8	47	A11
41	A9	46	A10
42	V_{DD}	45	V_{DD}
43	V _{SS}	44	V _{SS}
	• 33		• 33

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	16


CE	NCS	NWE	NOE		N	BE		MODE		D		
				0	1	2	3		0-7	8-15	16-23	24-31
L	Х	Х	Х	Х	X	X	Χ	Disable	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Х	Н	Х	Х	Х	X	X	Χ	De-select	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Н	L	Τ	Ш	L	Ι	Ι	Ι	Read	DO	Hi-Z	Hi-Z	Hi-Z
Н	L	Τ	Ш	Н	L	Ι	Ι	Read	Hi-Z	DO	Hi-Z	Hi-Z
Н	L	Ι	L	Н	Ι	لــ	Ι	Read	Hi-Z	Hi-Z	DO	Hi-Z
Н	L	Н	L	Н	Н	Н	L	Read	Hi-Z	Hi-Z	Hi-Z	DO
Н	L	Ι	Ш	L	L	L	Ш	Read	DO	DO	DO	DO
Н	L	L	Ι	L	Ι	Ι	Ι	Write	DI	Х	Х	X
Н	L	L	Ι	Н	لــ	Ι	Ι	Write	Х	DI	Х	X
Н	L	L	Н	Н	Н	L	Η	Write	Х	Х	DI	Х
Н	L	L	Н	Н	Η	Η	L	Write	Х	Х	Х	DI
Н	L	L	Ι	L	L	لــ	Ш	Write	DI	DI	DI	DI
Н	L	Ι	X	Н	Ι	Ι	Η	Byte/Read/ Standby	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Н	L	Н	Н	Х	Х	Х	Х	Read/ Standby	Hi-Z	Hi-Z	Hi-Z	Hi-Z

Note: L=low, H=high, X=low or high

FIGURE 3. <u>Truth table.</u>


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	17

AC Timing Output Load Circuit



NOTE 1: Set to 5 pF for T*QZ (Low-Z to High-Z) timing parameters.

I/O	VLOAD
3.3 V	$V_{DDD}/2$
2.5 V	$V_{DDD}/2$



- All input rise and fall times = 1 ns between the 90% and 10% levels 1.
- 2. Timing parameter reference voltage level.
- ss: Low-Z V_{OH} and V_{OL} steady state output voltage. High-Z Output pin pulled to V_{LOAD} by output load circuit.

I/O type	V _{IH} ac	V _{lL} ac	V_{REF}	V_{LOAD}
3.3 V CMOS	V_{DDIO}	V _{SS}	V _{DDIO} /2	V _{DDIO} /2
2.5 V CMOS	V_{DDIO}	V _{SS}	V _{DDIO} /2	V _{DDIO} /2

FIGURE 4. Output load circuit

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	18

READ CYCLE TIMING WAVEFORM




FIGURE 5. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	19

WRITE CYCLE TIMING WAVEFORM




FIGURE 5. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 20

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
 - 4.2.1 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.
 - 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For device classes Q and V, subgroups 7, 8A, and 8B shall include verifying the functionality of the device.
 - d. O/V (Latch up) tests shall be measured only for the initial qualification and after any process or design changes which may affect the performance of the device. For device classes Q and V, the procedures and circuit shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
 - e. Subgroup 4 (CIN and COUT measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.
 - 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 21

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein. The total dose requirements shall be as defined within paragraph 1.6 herein.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed in accordance with MIL-STD-883 method 1019 condition B, and as specified herein. The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C + 5°C
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Test shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM standard F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60 degrees to the normal, inclusive (i.e., 0° ≤ angled ≤ 60 degrees). No shadowing of the ion beam due to fixturing or package related effects are allowed.
 - b. The fluence shall be greater than 100 errors or $\geq 10^7$ ions/cm₂.
 - The flux shall be between 10² and 10⁵ ion/cm²/s.
 - d. The particle range shall be ≥ 20 microns in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature +125°C.
 - Bias conditions shall be V_{DD}= 1.65 V dc for the upset measurements and V_{DD}= 1.95 V dc for the latchup measurements.
 - g. Test four devices with zero failures.
 - h. For SEP test limits see table IB herein.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7 and 9.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 22

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line Number	Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)		
		Device class Q	Device class V	
1	Interim electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	
2	Static burn-in I and II (method 1015)	Required	Required	
3	Same as line 1	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11 Δ	
4	Dynamic burn-in (method 1015)	Required	Required	
5	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11 Δ	
6	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	
7	Group C end-point electrical parameters	1, 2, 3, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ	
8	Group D end-point electrical parameters	1, 7, 9	1, 7, 9	
9	Group E end-point electrical parameters	1, 7, 9	1, 7, 9	

- 1/ Blank spaces indicates tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7 and 8 functional tests shall verify functionality of the device.
- 4/ * indicates PDA applies to subgroup 1 and 7.
- 5/ ** see 4.4.1e.
- 6/ Δ indicates delta limit (see Table IIB) shall be required where specified, and the delta values shall be computed with reference to previous interim electrical parameters (see Line 1). For device class V, performance of delta limits shall be specified in the manufacturer's QM plan.
- <u>7</u>/ See 4.4.1d.

Table IIB. <u>Delta limits</u>. <u>1</u>/ <u>2</u>/

Symbol	Parameter	Delta ±
I _{DDSB}	Core Standby Current	10% of measured value or 300 μA
I _{DDDSB}	I/O Standby Current	10% of measured value or 100 μA
I _{DR1}	Core Data Retention Current	10% of measured value or 2 mA
I _{DR2}	I/O Data Retention Current	10% of measured value or 50 μA
I _{ILK}	Input Leakage Current	10% of measured value or .5 μA
I _{OLK}	Output Leakage Current	10% of measured value or 1.0μA

- 1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta. The delta limit imposed is the greater of the specified values in the table.
- 2/ Parameter shifts are calculated at -55°C only.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 23

- 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.7 <u>Additional information</u>. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA test conditions (SEP).
 - b. Number of upsets (SEU).
 - c. Number of transients (SET).
 - d. Occurrence of latchup (SEL).

6.8 Pin descriptions.

Pin name	Timing symbol	Definition
A[0-18]	А	Address input pins. Selects a particular 32-bit word within the memory array.
DQ[0-31]	D, Q	Bi-directional data I/O pins. Data inputs (D) during a write operation. Data outputs (Q) during a read operation.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 24
00 -0014 -004		•	

6.8 Pin descriptions - continued.

Pin name	Timing symbol	Definition
NCS	S	Negative chip select. Low allows normal read or write operation. High puts the SRAM into a deselected condition and holds the data output drives in a high impedance (High-Z) state. If not used, it must be connected to VSS.
NWE	W	Negative write enable. Low activates a write operation and holds the data output drivers in a high impedance (High-Z) state. High allows normal read operation.
NOE	G	Negative output enable. High holds the data output drivers in a high impedance (High-Z) state. Low the data output driver state is defined by NCS, CE, NBE and NEW. If not used, it must be connected to VSS.
CE	E	Chip Enable. High allows normal read or write operation. Low puts the SRAM into a deselected condition and holds the data output drivers in a high impedance (High-Z) state. If not used, it must be connected to VDD2.
NBE[0-3]	В	Negative Byte Enable. Low allows normal read or write operation on a specific 8-bit byte within the 32-bit (4 byte) word. High disables a specific byte during a write operation and the outputs of the specific byte are held in a high impedance state during a read operation.
Cathode and Anode		These signals are used for manufacturing test only. They must be connected to VSS.
VDD	VDD	Power input. Supplies power for the SRAM core.
VDD2	VDD2	Power input. Supplies power for the I/O.
VSS	VSS	Ground.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 25

APPENDIX A

Appendix A forms a part of SMD 5962-08203

FUNCTIONAL ALGORITHMS

A.1 SCOPE

- A.1.1 <u>Scope.</u> Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
- A.1.1.1 <u>Functional Test Conditions</u>. V_{IH} and V_{IL} levels during functional testing shall comply with the requirements of 3.2.7 herein.
 - A.1.1.2 Functional Test Sequence. Functional test patterns may be performed in any order.
 - A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - A.3 ALGORITHMS
 - A.3.1 Algorithm A (pattern 1).
 - A.3.1.1 Checkerboard, checkerboard-bar.
 - Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.
 - Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
 - Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
 - Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

A.3.2 Algorithm B (pattern 2).

- A.3.2.1 March Left-Right.
- Step 1. Increment address from minimum to maximum writing each address with alternating data pattern (x55).
- Step 2. Increment address from minimum to maximum while performing 2a and 2b.
- Step 2a. Read and verify an address.
- Step 2b. Write the address with complement data.
- Step 3. Decrement address from maximum to minimum while performing 3a, 3b, 3c, 3d.
- Step 3a. Read and verify an address.
- Step 3b. Write the address with complement data.
- Step 3c. Read and verify the address.
- Step 3d. Write the address with complement data.
- Step 4. Decrement address from maximum to minimum while performing 4a and 4b.
- Step 4a. Read and verify the address.
- Step 4b. Write the address with complement data.
- Step 5. Decrement address from maximum to minimum while performing 5a. 5b. 5c. and 5d.
- Step 5a. Read and verify the address.
- Step 5b. Write the address with complement data.
- Step 5c. Read and verify the address.
- Step 5d. Write the address with complement data.
- Step 6. Decrement address from maximum to minimum while performing 6a.
- Step 6a. Read and verify the address.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08203
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 26

APPENDIX A - Continued.

Appendix A forms a part of SMD 5962-08203

A.3.3 Algorithm C (pattern 3).

A.3.3.1 Solids.

- Step1. Write x00 data pattern to all addresses from minimum to maximum.
- Step 2. Read and verify x00 data pattern at all addresses.
- Step 3. Write xFF data pattern to all addresses from minimum to maximum.
- Step 4. Read and verify xFF data pattern at all addresses.

A.3.4 Algorithm D (pattern 4).

A.3.4.1 Control Signals Functional Verification.

Each test performed independently.

NOE Functional test: Read with NOE = VIH and confirm high-Z outputs NCS Functional test: Read with NCS = VIH and verify high-Z outputs

STANDARD
MICROCIRCUIT DRAWING
DLA LAND AND MARITIME

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-08203
	REVISION LEVEL H	SHEET 27

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 18-07-27

Approved sources of supply for SMD 5962-08203 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H0820301QXC	34168	HXSR01632-DQH
5962H0820301VXC	34168	HXSR01632-DVH
5962H0820302QXC	34168	HLXSR01632-DQH
5962H0820302VXC	34168	HLXSR01632-DVH

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34168

Vendor name and address

Honeywell SSEC MN14-3C12 12001 Hwy 55 West Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.