								F	REVISI	ONS										
LTR					[DESCR	IPTIO	N					DA	TE (YF	R-MO-I	DA)	APPROVED			
A	Made I _{DDDO}	e chang _{PW40} , I _D	ges to ⁻ _{DOPR1} , I	Table I/	A, para , I _{ddopr} ,	meters 40, I _{DDD0}	: I _{dddof} _{dpr40} , C	₂₃ , I _{dddc} _{INA} , C _{IN}	_{DP1} , I _{DDD} c. ksr	_{dopw1} , I _e	DOPW40,			08-1	2-12		Robe	Robert M. Heber		
В	Made from mA.	e chang 25mA ksr	ges to ⁻ to 30 n	Table I/ nA, and	A, para I Stand	meters by curr	: Stand ent ena	lby cur abled (I	rent CS _{DDSB}) fr	S disab om 25	ed (I _{DD} mA to 3	_{SB2}), 30	09-07-17			Char	Charles Saffle			
С	Adde MIL- Figui 1.3. 1B, 1	ed devid PRF-38 re 4 tes Made (Fable II	ce type 3535 re it circui editoria B. Iht	02 a 1 equirem t and m I chang	.5 V ca ents ar nax june ges to s	pable of nd remo ction te sections	device. oved al mperat s 1.2.2,	Updat I class ure TJ 1.4, 1.	ed boil M refer from 1 6, Tabl	erplate rences. 50ºC to e 1A ar	to curre Corre 175ºC nd Tabl	ent ct ; in le		13-0	6-12		Charles Saffle			
D	Char cond Corre draw	nged V _i litions f ected F ring to c	or I _{DDDC} igures	Voltag DPR1 and 4 and MIL-PF	Itage Ramp Time in 1.4. Corrected Table IA test and I _{DDDOPR40} . Added footnotes to clarify figure 1. nd 5. Corrected footnote sequence in table IB. Updated PRF-38535 requirements IhI				14-03-12			Charles Saffle								
E	Corre	ections	to Tab	les IIA	and IIB	8, updat	e to cu	rrent re	quiren	nents	- IIb			18-0	7-27			Charle	s Saffle	9
	I	I			I							I	I							
REV																				
SHEET							Е	Б			Е									
SHEET	15	16	□ 17	 18	10	20	 21	 22	 	24	 25									
REV STATUS	10	10		REV	/	20	E	E	E	E	E	E	E	E	E	E	E	E	E	E
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE K CHE	PAREI enneth CKED	D BY Rice BY	I	L	I	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 http://www.dla.mil/landandmaritime						L				
		G			nen Ri	ua														
2.0		-		APP	ROVE) BY														
THIS DRAWIN FOR US	IG IS A SE BY	VAILA ALL ITS	BLE	R	obert N	/I. Hebe	er			MIC			UIT, N	MEM	ORY,	DIG	ITAL,	CMC)S/S(ЭI,
AND AGEN DEPARTMEN	ICIES (IT OF I	OF THI DEFEN	E SE	DRA	WING	APPRC 08-0	0VAL D 17-08	ATE		2M VO	x 8-E LTAG	SE SF	RADIA RAM,	NON MON	N-HA	RDEI	NED, SILI(V	
AM	SC N/A	L.		REV	ISION	LEVEL	Ξ			SI	ZE	CA	GE CC 67268	DE B		Ę	5962-	0820	2	
												SHEET	-	1	OF 2	25				

DSCC FORM 2233

APR 97 DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



Drawing number

1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device types</u>. The device types identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01 <u>1</u> /	HXSR01608-A(Q or V)H	2M X 8-bit rad-hard CMOS/SOI SRAM	20 ns
02 <u>1</u> /	HLXSR01608-A(Q or V)H	2M X 8-bit rad-hard CMOS/SOI SRAM	25 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class		Device rec	quirements documentation
Q or V		Certification and	qualification to MIL-PRF-38535
1.2.4 Case outline.	The case outline are as design	ated in MIL-STD-18	35 and as follows:
Outline letter	Descriptive designator	Terminals	Package style
Х	See figure 1	40	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

1/ See Table IA for conditions that clarify access times.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08202
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

1.3 Absolute maximum ratings. 2/ 3/			
Supply voltage range I/O (VDDD)		0.5 V dc to +4.4 V d	с
Supply voltage range Core (VDD)		0.5 V dc to +2.4 V d	С
DC input voltage range (V _{IN})		0.5 V dc to V _{DDD} + 0	.5 V dc
DC output voltage range (Vout)			.5 V dC
DC or average output current (IOUT)			
Storage temperature (coldoring 5 cocondo)			
Thermal registence, junction to coop (Que)		+270°C	
Output voltage applied to high Z-state		-0.5 V dc to Vppp + 0	5V dc
Maximum power dissipation			.07 40
Case operating temperature range (T _c)		55°C to +125°C	
Maximum junction temperature (TJ)		175⁰C	
1.4 Recommended operating conditions. 4/			
Supply voltage range I/O (Vpp)		3 0 V dc to 3 6 V dc	
Optional Supply voltage range I/O (V _{DDD})(Device type	01)		
Supply voltage range Core (V _{DD})	,	1.65 V dc to 1.95 V d	lc
Optional Supply voltage range Core (V _{DD})(Device type	02)	1.35 V dc to 1.65 V d	lc
Supply voltage reference (Vss)		0.0 V dc	
High level input voltage range (V _{IH})		$\dots 0.7 \times V_{DDD}$ to V_{DDD} +	0.3 V dc
Low level input voltage range (Vi⊥)		0.3 V dc to 0.3 x V _{DC}	
Voltage on any pin (ViN) Power Down Time			.3
Power Up Ramp Time (Volume A Volume)		1 x 10 ⁻⁵ to 1 0 second	ł
Case operating temperature range (T _c)		55°C to +125°C	~
4.5. Distitut lasis testing for device classes Q and V			
1.5 Digital logic testing for device classes Q and V.			
logic tests (MIL-STD-883, method 5012)		100 percent	
1.6 Radiation features. 5/.			
For device types 01 and 02:			
Maximum total dose available (dose rate = 50-300 rad	(Si/s)	1 Mrads (Si)	
Single event phenomenon (SEP) (see 4.4.4.4):			
Heavy ion No SEL at an effective LET		≤ 120 MeV-cm2/mg	
Heavy Ion Single event upset (SEU) rate for device type (ay <u>6</u> /
Proton Single event upset (SEU) rate for device type 0	יו סי		ay <u>o</u> / av 6/
Neutron irradiation	۲ <u>۲</u>	1×10^{14} neutrons/cm	2 7/
Dose rate induced upset		1 x 10 ¹⁰ rad(Si)/sec f	or < 50 nsec
Dose rate survivability		1 x 10 ¹² rad(Si)/sec f	or < 50 nsec
Latch-up		Immune by SOI tech	nology
2/ Strasses above the absolute maximum rating may cause a	ormanont damag	a to the device Extended a	poration at the
<u>2</u> Stresses above the absolute maximum rating may cause p maximum levels may degrade performance and affect relia	hility	e to the device. Extended t	
3/ All voltages are referenced to Vos	onity.		
<u>3/</u> All voltages are referenced to viss.			
<u>4</u> / Waximum applied voltage shall not exceed 4.4 v.	vice monufacture	\r	
5/ Poi details KitA parameters and test results, contact the de		hit during color minimum n	on floro conditiono
behind 100mil Aluminum shield using Weibull parameters	derived from actus	bit during solar minimum in al test data (see $\Lambda \Lambda \Lambda \Lambda$) W	
are available from the vendor to calculate projected upset i	ates for other orb	its/environments (such as A	Adams 90% worst
case) and using different upset rate calculating programs (such as Space Ra	adiation 5.0).	
<u>7</u> / Guaranteed but not tested for 1MeV equivalent neutrons.			
STANDARD	SIZE		
MICROCIRCUIT DRAWING	Α		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

ASTM INTERNATIONAL (ASTM)

ASTM Standard F1192 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; <u>https://www.astm.org</u>.)

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of these documents are available online at <u>https://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	4

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on Figure 3.

3.2.4 Output load circuit. The output load circuit for functional tests shall be as specified on Figure 4.

3.2.5 <u>Tester timing characteristics and timing waveforms</u>. The tester AC timing characteristics and timing waveforms shall be as specified on Figure 5 and applies to capacitance, read cycle, and write cycle measurements unless otherwise specified.

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.2.7 <u>Functional tests</u>. Various functional tests used to test this device are contained in the appendix (herein). If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be allowed. For device classes Q and V, alternate test patterns shall be under the control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	5

Test	Symbol	Conditions -55°C ≤ T _C ≤+125°C 3.0 V ≤ V _{DDD} ≤ 3.6 V	Group A subgroups	Device type	Limits		Unit	
		or 2.3 V ≤ V _{DDD} ≤ 3.7 V and 1.65 V ≤ V _{DD} ≤ 1.95 V unless otherwise specified			Min	Max		
		Device type 01	L			I.		
Standby Current – NCS disabled	I _{DDSB2} I _{DDDSB2}	$f=0MHz$, NCS, NOE, NWE = V_{DDD}	1, 2, 3	01		30.0 0.3	mA	
Standby Current –enabled	I _{DDSB} Idddsb	f=0MHz, NCS, NOE, NWE=V _{SS}	1, 2, 3	01		30.0 0.3	mA	
Operating Supply Current Disabled, address bus at max frequency <u>3</u> /	Iddop3 Idddop3	f=40MHz, NCS, NOE, NWE = V_{DDD}	1, 2, 3	01		2 5	mA	
Operating Supply Current Deselected, write mode <u>3</u> /	Iddop1 Idddop1	NCS, NOE = V _{DDD} , 1MHz NWE vector controlled	1, 2, 3	01		0.1 0.2	mA	
Operating Supply Current Selected, write mode low frequency <u>3</u> /	Iddopw1 Idddopw1	f=1MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE vector controlled	1, 2, 3	01		2 0.2	mA	
Operating Supply Current Selected, write mode high frequency <u>3</u> /	Iddopw40 Idddopw40	f=40MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE vector controlled	1, 2, 3	01		80 8.0	mA	
Operating Supply Current Selected, read mode low frequency <u>3</u> /	Iddopr1 Idddopr1	f=1MHz, NCS=V _{SS} , NOE, NWE =V _{DDD}	1, 2, 3	01		1.0 0.2	mA	
Operating Supply Current Selected, read mode high frequency <u>3</u> /	Iddopr40 Idddopr40	f=40MHz, NCS=V _{SS} , NOE, NWE =V _{DDD}	1, 2, 3	01		40 8.0	mA	
Data Retention Current	I _{DR1} I _{DR2}	$V_{DD} = 1.0 V$ $V_{DDD} = 2.0 V$	1, 2, 3	01		20 0.2	mA	
Low level output voltage	Vol	$\label{eq:VDDD} \begin{array}{l} V_{DDD} = 3.0 \ V, \ V_{DD} = 1.65 \ V, \ I_{OL} = 10 m A, \\ V_{IL} = V_{SS}, \ V_{IH} = V_{DDD} \end{array}$	1, 2, 3	01		0.4	V	
High level output voltage	V _{OH}	$\label{eq:VDDD} \begin{array}{l} V_{DDD} = 3.0 \ V, \ V_{DD} = 1.65 \ V, \\ I_{OH} = -5 m A, \ V_{IL} = V_{SS}, \ V_{IH} = V_{DDD} \end{array}$	1, 2, 3	01	2.7		V	
Input leakage current	lilk	$V_{IN} = 3.6 \text{ V}, V_{DDD} = 3.6 \text{ V}, V_{DD} = 1.95 \text{ V}, \text{ all other pins at } 3.6 \text{ V}$	1, 2, 3	01		5	μA	
Output leakage current	I _{OLK}	$\label{eq:Vout} \begin{array}{l} V_{OUT} = 3.6V, \\ V_{DD} = 1.95 \text{ all other pins at } 3.6V \end{array}$	1, 2, 3	01		10	μA	
Input capacitance (address and control) <u>4</u> /	Cina Cinc	$V_{IN} = V_{DDD}$ or V_{SS} , f = 1 MHz See 4.4.1e	4	01		7 17	pF	
	C _{NCS}					20		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 6
EFORM 2234		•	

Test	Symbol	hbol Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $3.0 V \le V_{DDD} \le 3.6 V$ or $2.3 V \le V_{DDD} \le 3.7 V$		Device type	Lir	nits	Unit
		and 1.65 V \leq V _{DD} \leq 1.95 V V _{IH} =V _{DDD} , V _{IL} =V _{SS} unless otherwise specified See figures 4 and 5			Min	Max	
		Device type 01					
Output capacitance <u>4</u> /	COUT		4	01		7	pF
Functional tests		See 3.2.7 and 4.4.1.c	7, 8	01			
Data retention voltage	V _{DR}	V _{DDD} = 2.0 V, V _{DD} = 1.0 V	7, 8	01	<u>5</u> /		
Read cycle time	t _{AVAVR}	$3.0 V \le V_{DDD} \le 3.6 V$, $1.65 V \le V_{DD} \le 1.95 V$ $2.3 V \le V_{DDD} \le 2.7 V$, $1.65 V \le V_{DD} \le 1.95 V$	9, 10, 11	01	20 22		ns
Address access time	tavqv	$3.0 V \le V_{DDD} \le 3.6 V$, $1.65 V \le V_{DD} \le 1.95 V$ $2.3 V \le V_{DDD} \le 2.7 V$, $1.65 V \le V_{DD} \le 1.95 V$	9, 10, 11	01		20 22	ns
Address change output invalid time	taxqx		9, 10, 11	01	4		ns
Chip select access time	tslqv	$\begin{array}{l} 3.0 \ V \leq V_{DDD} \leq 3.6 \ V, \ 1.65 \ V \leq V_{DD} \leq 1.95 \ V \\ 2.3 \ V \leq V_{DDD} \leq 2.7 \ V, \ 1.65 \ V \leq V_{DD} \leq 1.95 \ V \end{array}$	9, 10, 11	01		20 22	ns
Chip select to output enable time	tslax		9, 10, 11	01	0		ns
Chip select to output disable time	tsнqz		9, 10, 11	01		4	ns
Output enable access time	t GLQV		9, 10, 11	01		6	ns
Output enable to output active time	t _{GLQX}		9, 10, 11	01	0		ns
Output enable to output disable time	t _{GHQZ}		9, 10, 11	01		4	ns
Write cycle time	t _{AVAVW}		9, 10, 11	01	12		ns
Minimum write enable pulse width	twlwh		9, 10, 11	01	7		ns
Chip select to end of write time	tslwh		9, 10, 11	01	10		ns
Data valid to end of write time	t _{DVWH}		9, 10, 11	01	6		ns
Address valid to end of write time	tavwн		9, 10, 11	01	12		ns
See footnotes at end of	table.	·					

REVISION LEVEL

Е

SHEET

7

	TABLE IA. <u>El</u>	ectrical performance	e characteristics -	Continued. <u>1</u> / <u>2</u> /				
Test	Symbol	Condi	tions	Group A	Device	Lin	nits	Unit
		$-55^{\circ}C \le T_{C}$ $3.0 V \le V_{DDI}$ $2.3 V \le V_{D}$ an $1.65 V \le V_{C}$ $V_{IH}=V_{DDD}$ unless otherw See figure	\leq +125°C $_{0} \leq$ 3.6 V or $_{DD} \leq$ 2.7 V d $_{DD} \leq$ 1.95 V $_{VIL}=V_{SS}$ rise specified s 4 and 5	subgroups	type	Min	Max	
		Devic	e type 01			T		
Data hold time after end of write time	twhdx			9, 10, 11	01	0		ns
Address valid setup to start of write time	t _{AVWL}			9, 10, 11	01	0		ns
Address valid hold after end of write time	twhax			9, 10, 11	01	0		ns
Write enable to output disable time	twLqz			9, 10, 11	01		4	ns
Write disable to output enable time	twнах			9, 10, 11	01	0		ns
Write disable write enable pulse width <u>6</u> /	tw∺w∟			9, 10, 11	01	5		ns
STA MICROCIR		NG	SIZE A			596	2-082	02
DLA LAND COLUMBUS,	MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990			REVISION LEVEL		SHEET	8	

	TABLE IA.	Electrical performance	e characteristics - (Continued. <u>1</u> /	/ <u>2</u> /				
Test	Symbol	Conditi -55°C ≤ T _C : 3.0 V ≤ V _{DD}	ions ≤+125°C ⊵ ≤ 3.6 V	Group A Subgroups	Device type	Lii	Limits		
		1.35 V ≤ V _{DD} unless otherwis	o ≤ 1.65 V se specified			Min	Max		
		Device	e type 02						
Standby Current – NCS disabled	Iddsb2 Idddsb2	f=0MHz, NCS, NOE,	NWE = V _{DDD}	1, 2, 3	02		30.0 0.3	mA	
Standby Current –enabled	Iddsb Idddsb	f=0MHz, NCS, NOE,	NWE=Vss	1, 2, 3	02		30.0 0.3	mA	
Operating Supply Current Disabled, address bus at max frequency <u>3</u> /	Iddop3 Idddop3	f=40MHz, NCS, NOE	, NWE = V_{DDD}	1, 2, 3	02		2 5	mA	
Operating Supply Current Deselected, write mode <u>3</u> /	I _{DDOP1} I _{DDDOP1}	NCS, NOE = V _{DDD} , 1MHz NWE vector controlled		1, 2, 3	02		0.1 0.15	mA	
Operating Supply Current Selected, write mode low frequency <u>3</u> /	Iddopw1 Idddopw1	f=1MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE vector controlled		1, 2, 3	02		2 0.2	mA	
Operating Supply Current Selected, write mode high frequency <u>3</u> /	I _{DDOPW40} I _{DDDOPW40}	f=40MHz, NCS=V _{SS} , NOE=V _{DDD} , NWE vector controlled		1, 2, 3	02		68 8.0	mA	
Operating Supply Current Selected, read mode low frequency <u>3</u> /	Iddopr1 Idddopr1	f=1MHz, NCS=V _{SS} , N	IOE, NWE =VDDD	1, 2, 3	02		1.0 0.2	mA	
Operating Supply Current Selected, read mode high frequency <u>3</u> /	Iddopr40 Idddopr40	f=40MHz, NCS=V _{SS} ,	NOE, NWE =V _{DDD}	1, 2, 3	02		34 8.0	mA	
Data Retention Current	I _{DR1} I _{DR2}	$V_{DD} = 1.0 V V_{DDD}$	e = 2.0 V	1, 2, 3	02		20 0.2	mA	
Low level output voltage	Vol	V _{DDD} = 3.0 V, V _{DD} = 1 V _{IL} =V _{SS} , V _{IH} = V _{DDD}	.35 V, I _{OL} =10mA,	1, 2, 3	02		0.4	V	
High level output voltage	Vон	$\label{eq:VDDD} \begin{array}{l} V_{DDD} = 3.0 \ V, \ V_{DD} = 1. \\ I_{OH} = -5mA, \ V_{IL} = V_{SS}, \end{array}$	35 V, Viн = Vddd	1, 2, 3	02	2.7		V	
Input leakage current	lilk	$V_{IN} = 3.6 \text{ V}, V_{DDD} = 3.$ $V_{DD} = 1.95 \text{ V}, \text{ all othe}$	6 V, r pins at 3.6 V	1, 2, 3	02		5	μA	
Output leakage current	I _{OLK}	$V_{OUT} = 3.6V, V_{DDD} = 3$ $V_{DD} = 1.95$ all other p	3.6 V, ins at 3.6 V	1, 2, 3	02		10	μA	
Input capacitance (address and control) <u>4</u> /	Cina Cinc	$V_{IN} = V_{DDD}$ or V_{SS} , f = 1 MHz See 4.4.1e		4	02		7 17	pF	
	CNCS						20		
Output capacitance <u>4</u> /	COUT			4	02		7	pF	
See footnotes at end of tab	ole.								
STAN MICROCIRC	NDARD UIT DRAV	WING	SIZE A			į	5962-08	202	
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990				REVISION LEVEL SHEE			ET 9		

DSCC FORM 2234 APR 97

	TABLE	IA. Electrical performance	e characteristics -	Continued. <u>1</u> /	′ <u>2</u> /			
Test	Symbol	Condition -55°C \leq T _C \leq - 3.0 V \leq V _{DDD}	ns -125°C ≤ 3.6 V	Group A Subgroups	Device type	Limits		Unit
		1.35 V ≤ V _{DD} ≤ V _{IH} =V _{DDD} , V _I unless otherwise See figures 4	≤ 1.65 V ∟=V _{SS} e specified - and 5			Min	Max	
	•	Device	e type 02					
Functional tests		See 3.2.7 and 4.4.1.c		7, 8	02			
Data retention voltage	V _{DR}	$V_{DDD} = 2.0 V, V_{DD} = 1.0 V$	/	7, 8	02	<u>5</u> /		
Read cycle time	tavavr			9, 10, 11	02	25		ns
Address access time	tavqv			9, 10, 11	02		25	ns
Address change output invalid time	taxqx			9, 10, 11	02	4		ns
Chip select access time	tslqv			9, 10, 11	02		25	ns
Chip select to output enable time	tslax			9, 10, 11	02	0		ns
Chip select to output disable time	t _{SHQZ}			9, 10, 11	02		4	ns
Output enable access time	t GLQV			9, 10, 11	02		6	ns
Output enable to output active time	t _{GLQX}			9, 10, 11	02	0		ns
Output enable to output disable time	t _{GHQZ}			9, 10, 11	02		4	ns
Write cycle time	tavavw			9, 10, 11	02	12		ns
Minimum write enable pulse width	t _{WLWH}			9, 10, 11	02	7		ns
Chip select to end of write time	t _{SLWH}			9, 10, 11	02	12		ns
Data valid to end of write time	tovwн			9, 10, 11	02	6		ns
Address valid to end of write time	t _{AVWH}			9, 10, 11	02	12		ns
Data hold time after end of write time	t whdx			9, 10, 11	02	0		ns
Address valid setup to start of write time	t _{AVWL}			9, 10, 11	02	0		ns
Address valid hold after end of write time	twhax			9, 10, 11	02	0		ns
See footnotes at end of	table.							
ST MICROCIF		AWING	SIZE A			ŧ	5962-08	202
DLA LAN COLUMBUS	D AND MAR S, OHIO 432	ITIME 18-3990		REVISION LE	VEL	SHE	ET 10	

	TABLE	A. Electrical performance characteristics - (Continued. <u>1</u>	/ <u>2</u> /			
Test	Symbol	Conditions -55°C ≤ T _C ≤+125°C 3.0 V ≤ V _{DDD} ≤ 3.6 V and	Group A Subgroups	Device type	Lir	nits	Unit
		1.35 V ≤ V _{DD} ≤ 1.65 V V _{IH} =V _{DDD} , V _{IL} =V _{SS} unless otherwise specified See figures 4 and 5			Min	Max	
		Device type 02					
Write enable to output disable time	twlqz		9, 10, 11	02		4	ns
Write disable to output enable time	t _{WHQX}		9, 10, 11	02	0		ns
Write disable write enable pulse width <u>6</u> /	tw∺w∟		9, 10, 11	02	5		ns

1/ Pre-irradiation values for RHA marked devices shall also be the post-irradiation values unless otherwise specified.

 $\overline{2}$ / When performing post-irradiation electrical measurements for any RHA level T_A = +25°C. Limits shown are guaranteed at T_A = +25°C + 5°C.

3/ These dynamic operating mode current measurements (IDDOPx and IDDDOPx) exclude standby mode currents (IDDS and IDDDS).

4/ Tested initially and after any design or process changes which may affect that parameter, and therefore shall be

guaranteed to the limits specified in table I.

<u>5</u>/ As verified by functional tests.
<u>6</u>/ Guaranteed but not tested.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08202
		REVISION LEVEL E	SHEET 11

TABLE IB. <u>SEP Test Limits</u> <u>1</u> / <u>2</u> / <u>3</u> /							
		Memory pattern	Bias V_{DD} = 1.65 V Device 01 Bias V_{DD} = 1.35 V Device 02	Bias V _{DD} =1.95 V Device 01 Bias V _{DD} =1.65 V Device 02			
Туре	Type		SEU Rate Adam's 90% environment <u>4</u> /	No latch-up (SEL) Effective LET			
01, 02	Heavy ion	<u>5</u> /	1 x 10 ⁻¹² upsets/bit-day <u>6</u> /	LET ≤ 120 MeV/mg/cm ²			
01	Proton	<u>5</u> /	2 x 10 ⁻¹² upsets/bit-day <u>7</u> /	-			
02	Proton	<u>5</u> /	5 x 10 ⁻¹² upsets/bit-day <u>7</u> /	-			

For SEP test conditions, see 4.4.4.4 herein. 1/

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

<u>3/</u> <u>4</u>/ For SEL worst case temperature $T_A = +125^{\circ}C \pm 10^{\circ}C$ and for SEU worst case temperature $T_A = +25^{\circ}C \pm 10^{\circ}C$.

Based on CREME96 results for a geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum

shield. Weibull parameters available from the vendor to calculate upset rates for other orbits/environments (such as Adams

90% worst case) and using different upset rate calculating programs (such as Space Radiation 5.0).

<u>5</u>/ Testing shall be performed using checkerboard and checkerboard bar test patterns.

Weibull parameters are available from the vendor upon request.

<u>6</u>/ <u>7</u>/ The proton test is performed at the energy level 200 MeV and CRÈME 96 with Weibull parameters. Weibull parameters are available from the vendor upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 12
		•	



Symbol		Millimeters			Inches	
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
А	2.62	2.87	3.13	.102	.112	.122
A1	2.17	2.41	2.65	.086	.095	.104
b	0.41	0.46	0.51	.016	.018	.020
С	0.10	0.15	0.20	.004	.006	.008
D1	21.47	21.67	21.87	.845	.853	.891
е	1.14	1.27	1.40	.045	.050	.055
E1	25.45	25.65	25.82	1.002	1.010	1.018
L		40.89			1.610	
L1	9.25	9.61		.364	.379	
L2	3.10	3.30	3.50	.122	.130	.138

1. The U.S. Government preferred system of measurement is the metric SI system. However, since this item originally designed using inch-pound units of measurement, in the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

2. All exposed metalized areas are gold plated over electroplated nickel.

3. Package lid is electrically connected to V_{SS} for package X.

4. The package is assembled with four on package CDR33 chip capacitors 0.1uF with 50V rating which meet approved criteria and are similar to MIL-PRF-123 capacitors. Two capacitors placed between V_{DD} and V_{SS} and two between V_{DDD} and V_{SS} to improve noise sensitivity for I/O switching and dose rate hardness. A2 is height of package including the capacitors.

5. Tie bar measurements are for reference only.

FIGURE 1. Case outline - Continued.

STANDARD	SIZE		5062 08202
MICROCIRCUIT DRAWING	A		3902-00202
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 14

Device types	All		
Case outlines	Х		
Terminal number	Terminal sym	bol	
1	VSS		
2	A0		
3	A1		
4	A2		
5	A3		
6	A4		
7	NCS		
8	D0		
9	D1		
10	VDDD		
11	VSS		
12	D2		
13	D3		
14	NWE		
15	A5		
16	A6		
17	A7		
18	A8		
19	A9		
20	VDD		
21	VSS		
22	A10		
23	A11		
24	A12		
25	A13		
26	A14		
27	A15		
28	D4		
29	D5		
30	VDDD		
31	VSS		
32	D6		
33	D7		
34	NOE		
35	A16		
36	A17		
37	A18		
38	A19		
39	A20		
40	VDD		
FIGURE 2.	Terminal connections		
STANDADD	SIZE		
	A		5962-08202
COLUMBUS, OHIO 43218-3990			SHEE1
EODM 0004		L	15

1

NCS	NWE	NOE	MODE	DQ
L	Н	L	READ	Data Out
L	L	х	WRITE	Data In
н	Х	х	Deselected	High Z

Note: L=low, H=high, X=low or high

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	16







4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection

4.2.1 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For device classes Q and V, subgroups 7, 8A, and 8B shall include verifying the functionality of the device.
 - d. O/V (Latch up) tests shall be measured only for the initial qualification and after any process or design changes which may affect the performance of the device. For device classes Q and V, the procedures and circuit shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
 - e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB, in accordance with MIL-PRF-38535, and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	20

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535.

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein. The total dose requirements shall be as defined within paragraph 1.6 herein.

4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed in accordance with MIL-STD-883 method 1019 condition A, and as specified herein. The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at $25^{\circ}C \pm 5^{\circ}C$

4.4.4.2 <u>Dose rate induced latch-up testing(survivability test)</u>. When specified by the procuring activity, dose rate induced latch-up testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein (see 1.6). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.

4.4.4.3 <u>Dose rate induced upset testing</u>. When specified by the procuring activity, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein (see 1.6).

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices (see 1.6 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. ASTM Standard F1192 may be used as a guideline when performing SEP testing. The recommended test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60 degrees to the normal, inclusive (i.e., $0^{\circ} \leq$ angled \leq 60 degrees). No shadowing of the ion beam due to fixturing or package related effects are allowed.
- b. The fluence shall be greater than 100 errors or $\ge 10^7$ ions/cm².
- c. The flux shall be between 10^2 and 10^5 ion/cm²/s.
- d. The particle range shall be \geq 20 microns in silicon.
- e. The test temperature shall be +25°C and the maximum rated operating temperature +125°C.
- f. Bias conditions shall be V_{DD} = 1.65 V dc for the upset measurements and V_{DD} = 1.95 V dc for the latchup measurements.
- g. Test four devices with zero failures.
- h. For SEP test limits see table IB herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	21

Line Number	Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class Q	Device class V
1	Interim electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
2	Static burn-in I and II (method 1015)	Required	Required
3	Same as line 1	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11 ∆
4	Dynamic burn-in (method 1015)	Required	Required
5	Final electrical parameters	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11 Δ
6	Group A test requirements	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
7	Group C end-point electrical parameters	1, 2, 3, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
8	Group D end-point electrical parameters	1, 7, 9	1, 7, 9
9	Group E end-point electrical parameters	1, 7, 9	1, 7, 9

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

1/ Blank spaces indicates tests are not applicable.

2/ Any or all subgroups may be combined when using high-speed testers.

3/ Subgroups 7 and 8 functional tests shall verify functionality of the device.

4/ * indicates PDA applies to subgroup 1 and 7.

<u>5/</u> ** see 4.4.1e.

6/ △ indicates delta limit (see Table IIB) shall be required where specified, and the delta values shall be computed with reference to previous interim electrical parameters (see Line 1). For device class V, performance of delta limits shall be specified in the manufacturer's QM plan.

<u>7/</u> See 4.4.1d.

Table IIB.	Delta limits.	<u>1</u> /	<u>2</u> /
------------	---------------	------------	------------

Symbol	Parameter	Delta ±
IDDSB	Core Standby Current	10% of measured value or 300 µA
IDDDSB	I/O Standby Current	10% of measured value or 100 µA
I _{DR1}	Core Data Retention Current	10% of measured value or 2mA
I _{DR2}	I/O Data Retention Current	10% of measured value or 50 µA
I _{ILK}	Input Leakage Current	10% of measured value or .5 µA
I _{OLK}	Output Leakage Current	10% of measured value or 1.0 µA

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta. The delta limit imposed is the greater of the specified values in the table.

2/ Parameter shifts are calculated at -55°C only.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08202
		REVISION LEVEL E	SHEET 22

4.4.4.5 <u>Neutron testing</u>. When required by the customer, neutron testing shall be performed in accordance with method 1017 of MIL-STD-883 and herein. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table IA, for the subgroups specified in table IIA herein at $T_A = +25$ °C ±5 °C after an exposure of 2 x 10¹² neutrons/cm² (minimum).

4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7 and 9.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.7 <u>Additional information</u>. When applicable, a copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA test conditions (SEP).
- b. Number of upsets (SEU).
- c. Number of transients (SET).
- d. Occurrence of latchup (SEL).

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08202
		REVISION LEVEL E	SHEET 23

APPENDIX A

Appendix A forms a part of SMD 5962-08202

FUNCTIONAL ALGORITHMS

A.1 SCOPE

A.1.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

A.1.1.1 <u>Functional Test Conditions</u>. V_{IH} and V_{IL} levels during functional testing shall comply with the requirements of 3.2.7 herein.

A.1.1.2 Functional Test Sequence. Functional test patterns may be performed in any order.

A.2 APPLICABLE DOCUMENTS This section is not applicable to this appendix.

A.3 ALGORITHMS

A.3.1 Algorithm A (pattern 1).

A.3.1.1 Checkerboard, checkerboard-bar.

Step 1. Load memory with a checkerboard data pattern by incrementing from location 0 to maximum.

- Step 2. Read memory, verifying the output checkerboard pattern by incrementing from location 0 to maximum.
- Step 3. Load memory with a checkerboard-bar pattern by incrementing from location 0 to maximum.
- Step 4. Read memory, verifying the output checkerboard-bar pattern by incrementing from location 0 to maximum.

A.3.2 Algorithm B (pattern 2).

A.3.2.1 March Left-Right.

Step 1. Increment address from minimum to maximum writing each address with alternating data pattern (x55).

- Step 2. Increment address from minimum to maximum while performing 2a and 2b
- Step 2a. Read and verify an address.
- Step 2b. Write the address with complement data.
- Step 3. Decrement address from maximum to minimum while performing 3a, 3b, 3c, 3d
- Step 3a. Read and verify an address.
- Step 3b. Write the address with complement data.
- Step 3c. Read and verify the address.
- Step 3d. Write the address with complement data.
- Step 4. Decrement address from maximum to minimum while performing 4a and 4b
- Step 4a. Read and verify the address
- Step 4b. Write the address with complement data
- Step 5. Decrement address from maximum to minimum while performing 5a, 5b, 5c, and 5d
- Step 5a. Read and verify the address
- Step 5b. Write the address with complement data
- Step 5c. Read and verify the address
- Step 5d. Write the address with complement data
- Step 6. Decrement address from maximum to minimum while performing 6a
- Step 6a. Read and verify the address

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-08202
		REVISION LEVEL E	SHEET 24

APPENDIX A – Continued.

Appendix A forms a part of SMD 5962- 08202

A.3.3 Algorithm C (pattern 3).

A.3.3.1 Solids.

Step1. Write x00 data pattern to all addresses from minimum to maximum.

- Step 2. Read and verify x00 data pattern at all addresses.
- Step 3. Write xFF data pattern to all addresses from minimum to maximum.
- Step 4. Read and verify xFF data pattern at all addresses.

A.3.4 Algorithm D (pattern 4).

A.3.4.1 Control Signals Functional Verfication.

Each test performed independently.

NOE Functional test: Read with NOE = V_{IH} and confirm high-Z outputs NCS Functional test: Read with NCS = V_{IH} and verify high-Z outputs

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-08202
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	25

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 18-07-27

Approved sources of supply for SMD 5962-08202 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at https://landandmaritimeapps.dla.mil/programs/smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H0820201QXC	34168	HXSR01608-AQH
5962H0820201VXC	34168	HXSR01608-AVH
5962H0820202QXC	34168	HLXSR01608-AQH
5962H0820202VXC	34168	HLXSR01608-AVH

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.

<u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

34168

Honeywell Inc. 12001 State Highway 55 Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.