	REVISIONS																			
LTR					I	DESCF	RIPTION	١					DA	ATE (YI	R-MO-I	DA)		APPR	OVED	
А	Corre	ect the	lead fir	nish des	signato	or from '	'A" to "(	C" in pa	aragrap	h 1.2.	- CFS			05-0	)3-28		Т	- homas	M. He	SS
В	Add o	Add case outline Y CFS												07-03-05 Thomas M. Hess				SS		
REV																				
SHEET																				
REV	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В		
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32		
REV STATUS				REV	/		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PAREI C	D BY Charles	F. Saff	le			_									
QTAN		חי				BV					D	EFEN	SE SI	UPPL IRI IQ	Y CE. יווות	NTER	2 COL	.UMB agn	US	
MICRO		CUIT G		CHE	C	Charles	F. Saff	le				0.	http	)://ww	/w.ds	cc.dl	a.mil	550		
		-		APPI	ROVE	) BY														
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS			BLE		Т	homas	M. Hes	s		MI MI	CRO CRO		CUIT,	DIG SOR	ITAL, , MIL	, CM0 -STD	DS, 1 -1750	6-BIT ) ⊑	-	
AND AGEN DEPARTMEN	ICIES ( IT OF [	OF THE DEFEN	E SE	DRA	WING	APPRC	OVAL D 02-18	ATE		M	ONC	LITH		LICO	N			∟,		
AMS	SC N/A			REV	ISION	LEVEL				SI	ZE	CA	GE CC	DE B		;	5962-	0520	7	
						1	3			A 67268 5962-05207 SHEET 1 OF 32										

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function
01	HX1750	16-bit microprocessor with MIL-STD-1750 instruction set architecture, full terminal connection

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Μ	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
х	CMGA17-P121	121	Pin grid array
Y	See figure 1.	100	Unformed-lead chip carrier
Z	CMGA17-P113	113	Pin grid array

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

# 1.3 Absolute maximum ratings. 1/

Supply voltage range (V <sub>DD</sub> )	-0.5 V dc to +6.5 V dc
Input voltage range (V <sub>IN</sub> )	-0.5 V dc to +6.5 V dc
Storage temperature range (T <sub>STG</sub> )	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+270°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ ):	
Case outlines X and Z	See MIL-STD-1835
Case outline Y	2.1°C/W
Junction temperature (T <sub>1</sub> )	+175°C
Maximum power dissipation (P <sub>D</sub> )	1.0 W

# 1.4 Recommended operating conditions.

Supply voltage range (V <sub>DD</sub> )	+4.5 V dc to +5.5 V dc
Minimum high level input voltage (V <sub>III</sub> )	2.0 V dc
Maximum low level input voltage (V <sub>II</sub> )	0.8 V dc
Operating frequency (FCLK)	40 MHz
Case operating temperature range (T <sub>c</sub> )	-55°C to +125°C

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

# DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

# DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines

# DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103	-	List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	3

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and as specified on figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Functional block diagram</u>. The functional block diagram shall be as specified on figure 3.

3.2.4 Timing waveforms. The timing waveforms shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	4

	Т	ABLE I. <u>Electrical perform</u>	nance characte	eristics.				
Test	Symbol	$\begin{array}{c} Conditions  \underline{1}/\\ 4.5 \ V \leq V_{DD} \leq 5.5 \ V\\ -55^\circ C \leq T_C \leq +125^\circ C\\ unless \ otherwise \ specif \end{array}$	Group subgro	o A oups	Device type	Lin	nits	Unit
						Min	Max	
Input voltage low 2/	V <sub>IL</sub> 2_50	V <sub>DD</sub> = 4.5V	1, 2,	3	All		0.8	V
Input voltage high 2/	V <sub>IH</sub> 2_50	V <sub>DD</sub> = 5.5V				2.0		V
Output voltage low	Vol 3 50	$V_{PP} = 4.5 V$					0.4	V
e alp at renage ion	.050700	$I_{OI} = 9 \text{ mA}$						•
Output voltage high	V <sub>OH</sub> 3_50	$V_{DD} = 4.5 V,$ $I_{OH} = 9 mA$				2.4		V
Input current high, except	I <sub>IH</sub> 1_50	$V_{DD} = 5.5 V,$				-5.0	5.0	μΑ
ISB and DU - DTS	1 2 50	$V_{\rm IN} = 5.5 V$				5.0	5.0	A
TSB and $D0 = D15$	I <sub>IH</sub> Z_50	$v_{DD} = 5.5 v,$				-5.0	5.0	μΑ
	l. 1 50	$V_{\rm IN} = 5.5 V$				-5.0	5.0	
TSB and D0 – D15	IIL I_00	$V_{DD} = 0.5 V$ , $V_{DD} = GND$				-0.0	5.0	μΑ
Input current low, for	lu 2 50	$V_{DD} = 5.5 V.$			·	-400	-100	μА
TSB and D0 - D15	·1L— • •	$V_{IN} = GND$						μυτ
Three-state output	I <sub>OZH</sub> 1_50	V <sub>DD</sub> = 5.5 V,				-1.0	1.0	μA
current high, except		V <sub>OUT</sub> = 5.5 V						·
TSB and D0 - D15								
Three-state output	I <sub>OZH</sub> 2_50	$V_{DD} = 5.5 V,$				-1.0	1.0	μA
current high, for		V <sub>OUT</sub> = 5.5 V						
TSB and D0 - D15								
Three-state output	$I_{OZL}1_{50}$	V <sub>DD</sub> = 5.5 V,				-1.0	1.0	μΑ
current low, except		$V_{OUT} = 0.0 V$						
TSB and D0 - D15								
Three-state output	$I_{OZL}2_50$	$V_{DD} = 5.5 V,$				-400	-100	μA
current low, for		$V_{OUT} = 0.0 V$						
TSB and D0 - D15								
Static V <sub>DD</sub> supply current	I <sub>DD</sub> sb_50	$V_{DD} = 5.5 V,$					5	mA
Dura and a Manager	1 50	$V_{IN} = 0.0 \text{ V or } 5.5 \text{ V}$					400	
Dynamic V <sub>DD</sub> supply	I <sub>DD</sub> op_50	$V_{DD} = 5.5 V,$					183	mΑ
current		$V_{IN} = 0.0 \text{ V OI } 5.5 \text{ V}$						
Input capacitance 2/	C <sub>IN</sub>	See 4.4.1d	4				6	pF
FCLK capacitance 2/	C <sub>IN</sub>						6	pF
Output capacitance 2/	C <sub>OUT</sub>						10	pF
STB and SCLK output	Сонт	-					17	pF
capacitance $\underline{2}$	-001							Р.
See footnotes at end of table	e.			·				
STA	NDARD		SIZE				_	
MICROCIRC	UIT DRAV	VING	Α				5962	2-05207
DEFENSE SUPPLY COLUMBUS, (	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990			REVIS	SION LEVE B	EL	SHEET	5

	TABLE I	. Electrical per	formance chara	cteristics -	Continued.			
Test	Symbol	Condition 4.5 V $\leq$ V -55°C $\leq$ T <sub>c</sub> unless otherw	ons <u>1</u> / $D_{DD} \le 5.5 \text{ V}$ $C \le +125^{\circ}\text{C}$ wise specified	Group A subgroup	Device s type	Lir	nits	Unit
						Min	Max	
Data Bus input/output capacitance 2/	C <sub>I/O</sub>	See 4.4.1d		4	All		12	pF
Functional tests		See 4.4.1b an	nd 4.4.1c	7, 8				
							1	
DDV hold from ECLV 2/		See figure 2	Hold Lests	0 10 11	A 11		2	
RDY noid from FCLK 3/		See ligure 3.	<u>4/ 5</u> /	9, 10, 11	All		2	ns
Data hold from FCLK for a read cycle <u>3</u> /	t <sub>HS</sub> (D)R						8	ns
WCODE hold from FCLK	t <sub>HS2</sub> (W)S,						8	ns
<u>2</u> / <u>3</u> /	t <sub>HS3</sub> (W)S, t <sub>HF</sub> (W)A							
CONREQB hold to FCLK 2/ 3/	t <sub>HLD</sub> (CR)						10	ns
INT0B-INT7B, PWRDNB	t <sub>HS</sub> (INTB)						10	ns
	1		Catura Taata				1	
RDY setup to FCLK 3/	t <sub>SUF</sub> (RDY)	See figure 3.	<u>4/5/</u>	9, 10, 11	All		3	ns
Data setup to FCLK for a read cycle 3/	t <sub>SUS</sub> (D)R						0	ns
DMAREQ rise setup	t <sub>RSUS</sub> (DR)	-					4	ns
DMAREQ fall setup	t <sub>FSUS</sub> (DR)	-					9	ns
ILLADDB, MPROEB, PEB, PIOXEB setup to FCLK 3/	t <sub>SUS</sub> (FTB)						18	ns
FTSPARE, BITE setup to FCLK 3/	t <sub>SUS</sub> (FT)						5	ns
CONREQB setup to FCLK 2/ 3/	t <sub>SUS</sub> (CR)						20	ns
INT0B-INT7B, PWRDNB setup to FCLK 2/ 3/	t <sub>SUS</sub> (INTB)						20	ns
WCODE setup to FCLK	t <sub>SUS</sub> (W),	1					24	ns
<u>2</u> / <u>3</u> /	t <sub>SUS2</sub> (W)							
See footnotes at end of table	ŀ.							
			SI	ZE				
				<b>۵</b>			5962	2-05207
COLUMBUS, C	OHIO 43218-3	3990		R	EVISION LEVE B	:L	SHEET	6

В

6

	TABLE I.	Electrical performan	ice charac	teristics	- Co	ntinued.			
Test	Symbol	$\begin{array}{c} Conditions \\ 4.5 \ V \leq V_{DD} \leq 5 \\ -55^\circ C \leq T_C \leq +1 \\ unless \ otherwise \ s \end{array}$	<u>1/</u> 5.5 V 25°C specified	Group subgro	o A ups	Device type	Limits		Unit
							Min	Max	
		Propagation	n Delav Te	ests					
SCLK delay from FCLK	t <sub>PF</sub> (SCLK)	See figure 3. <u>4</u> / 5	<u>5</u> /	9, 10,	11	All		13	ns
Address delay from FCLK	t <sub>PS</sub> (AD)							23	ns
ASCSB delay from FCLK	t <sub>PS</sub> (AS)							22	ns
FLT delay from FCLK <u>3</u> /	t <sub>PS</sub> (FLT)							26	ns
Address, ASCSB (no MMU) hold from FCLK <u>3/</u> <u>6</u> /	t <sub>HS</sub> (A)						5		ns
DI, IOM, DTR, XBO delay from FCLK <u>3</u> /	t <sub>PS</sub> (B)							21	ns
DI, IOM, DTR,XBO hold from FCLK <u>3/</u> 6/	t <sub>HS</sub> (B)						5		ns
NOP delay from FCLK 3/	t <sub>PS</sub> (NOP)							22	ns
STB rise delay from FCLK for a read cycle 3/	t <sub>RPF</sub> (STB)R							16	ns
DMAK rise delay from FCLK 3/	t <sub>RPS</sub> (DMAK)							21	ns
SNEW delay from FCLK 3/	t <sub>PS</sub> (SNEW)							19	ns
Data delay from FCLK for a write cycle <u>7</u> /	t <sub>PS</sub> (D)W							48	ns
STB fall delay from FCLK <u>3</u> /	t <sub>FPF</sub> (STB)							17	ns
STB rise delay from FCLK for a write cycle <u>3</u> / <u>8</u> /	t <sub>RPF</sub> (STB)W							13	ns
DMAK fall delay from FCLK <u>3</u> /	t <sub>FPF</sub> (DMAK)							19	ns
INTEN, INTKCODE delay from FCLK <u>3</u> /	t <sub>PS</sub> (I)							26	ns
DMAEN, INTK, NPU, OD, SUROM, RDOR, RDI, RIC1, RIC2 delay from FCLK <u>3</u> /	t <sub>PS</sub> (DIS)							24	ns
See footnotes at end of table									
STAN MICROCIRCI	IDARD JIT DRAWI	NG	SIZ A	E				5962	2-05207
DEFENSE SUPPLY COLUMBUS, O	CENTER COL HIO 43218-39	LUMBUS 990			REVI	SION LEVE B	EL	SHEET	7

	TABLE I.	Electrical performa	nce charac	teristics -	Continued.			
Test	Symbol	$\begin{array}{c} Conditions \\ 4.5 \ V \leq V_{\text{DD}} \leq \\ -55^{\circ}C \leq T_{C} \leq + \\ unless \ otherwise \end{array}$	<u>1</u> / 5.5 V 125°C specified	Group A subgroup	A Device os type	Lin	nits	Unit
						Min	Max	
		Propagation Dela	v Tests - (	Continued.				
TRIGOVB delay from FCLK 3/	t <sub>PS</sub> (TG)	See figure 3. <u>4</u> /	<u>5</u> /	9, 10, 11	1 All		22	ns
Address low Z from FCLK 3/ 9/	t <sub>LZS</sub> (AD)					7		ns
ASCSB low Z from FCLK 3/9/	t <sub>LZS</sub> (AS)					7		ns
AK low Z from FCLK <u>3/9/</u>	t <sub>LZS</sub> (AK)					7		ns
Address, AK, ASCSB, DI, IOM, DTR, XBO,valid Iow Z from TSB 2/ 3/ <u>9</u> /	t <sub>LZT</sub> (A,B)					0	75	ns
Data low Z from FCLK for a write cycle 2/ 3/ 9/	t <sub>LZST</sub> (D)W					0	20	ns
Address, AK, ASCSB, DI, IOM, DTR, XBO valid Iow Z from DMAK <u>3</u> / <u>9</u> /	t <sub>LZDM</sub> (A,B)					0	22	ns
Data low Z from TSB <u>2/ 3/ 9</u> /	t <sub>LZ</sub> (D)						25	ns
Address high Z from FCLK <u>3</u> /	t <sub>HZS</sub> (AD)						20	ns
ASCSB high Z from FCLK <u>3</u> /	t <sub>HZS</sub> (AS)						20	ns
AK high Z from FCLK 3/	t <sub>HZS</sub> (AK)						25	ns
Address, AK, ASCSB, DI, IOM, DTR, XBO valid high Z from DMAK 3/	t <sub>HZDM</sub> (A,B)						25	ns
Data high Z from FCLK after a write cycle <u>3</u> /	t <sub>HZS</sub> (D)W						15	ns
Data hold from STB for a write cycle 3/ 10/	t <sub>H</sub> (D)W						10.1	ns
Address, AK, ASCSB, DI, IOM, DTR, XBO valid high Z from TSB <u>2/</u> <u>3</u> /	t <sub>HZT</sub> (A,B)						75	ns
Data high Z from TSB <u>2/</u> 3/	t <sub>HZ</sub> (D)						25	ns
See footnotes at end of table								
STAN MICROCIRCI		NG	SIZ A	E			5962	2-05207
DEFENSE SUPPLY COLUMBUS, C	CENTER COI HIO 43218-3	LUMBUS 990		R	EVISION LEVE B	ĒL	SHEET	8

	TABLE I.	Electrical performance charac	<u>tteristics</u> - Co	ntinued.			
Test	Symbol	ymbol $\begin{array}{c} Conditions  \underline{1}/\\ 4.5 \ V \leq V_{DD} \leq 5.5 \ V\\ -55^\circ C \leq T_C \leq +125^\circ C\\ unless \ otherwise \ specified \end{array}$		Device type	Lin	nits	Unit
					Min	Max	
		Propagation Delay Tests -	Continued.				
ILLADDB, PEB, MPROEB,	t <sub>PWL</sub> (FI),	See figure 3. <u>4</u> / <u>5</u> /	9, 10, 11	All	10		ns
PIOXEB, FTSPARE,	t <sub>PWH</sub> (FI)						
BITE, INT0B-INT7B							
pulse width <u>2/3/</u>							
FCLK timing: <u>3</u> /							ns
Pulse width high	t				10		
Pulse width low	<sup>v</sup> PWH town				10		
Rise and fall time 2/					10	5	
Resetb low time $\frac{7}{11}$						-	ns

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9
DSCC FORM 2324			

	TABLE I. Electrical performan	ce characteristics	- Continued.	
<u>1</u> /	All voltage values are with respect to network ground terr otherwise specified. For AC testing, the device is driven	ninal. Test condit with V <sub>IL</sub> = 0V and	ions shall be worst case corver $V_{IH} = V_{DD}$ as specified in tal	nditions unless ble I.
<u>2</u> /	Guaranteed to the limits specified herein if not tested.			
<u>3</u> /	f <sub>c</sub> = 500 kHz.			
<u>4</u> /	Symbol key for AC testing: -First letter "t" stands for timing. -Second group (subscripted) stands for test type: P = Propagation delay FP = Delay of fall SU = Setup RSU = Setup rise H = Hold PWL = Low pulse width PWH = H HZ = High impedance delay LZ = Vali RF = Rise and fall time -Third group (subscripted) refers to reference signal: F = FCLK ST = The FCLK which causes the transaction S = The FCLK which causes the rise of SCLK S2 = The FCLK following the rise of SCLK S3 = The second FCLK following the rise of S T = TSB SS = SCLK DM = The FCLK which causes the transition of -Letters in parentheses refer to signal tested. -Symbols related to read cycles end in "R" whereas the -Symbols related to synchronous cycles end in "S", the	RP = De FSU = So FSU = So ligh pulse width d low impedance of of STB SCLK of DMAK e ones related to we ones related to as	lay of rise etup fall delay /rite cycles end in "W". synchronous cycles end in '	'A".
<u>5</u> /	Output delay maximum numbers are given for 85 pF load	1.		
<u>6</u> /	These output hold times are tested to assure they are gre	eater than the data	a input hold times t <sub>HS</sub> (D)R.	
<u>7</u> /	Tested go/no go.			
<u>8</u> /	Refers to the FCLK fall, prior to the FCLK rise, which ger	erates the rise of	SCLK.	
<u>9</u> /	Low Z parameters are measured at $V_{\text{DD}}/2$ .			
<u>10</u> /	$t_H(D)W = \frac{1}{2}$ period of FCLK or $t_{PWL}(FI)$ . $t_H(D)W$ is calcula going into three-state and FCLK falling to STB rising.	ted as the differen	ce between the delay from	FCLK falling to data
<u>11</u> /	Minimum RESETB low time is four periods of FCLK.			
		SIZE A		5962-05207
	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10



Case Y

Case outline:		Y				
Device	type:	01				
Symbol	Millim	ieters	Inc	hes		
Cymbol	Min Max		Min	Max		
А		4.17		.164		
A1	.310	.376	.122	.148		
A2	2.16	BSC	.085 BSC			
С	0.10	0.15	.004	.006		
D/E	17.45	NOM	.687 NOM			
D1/E1	15.24	NOM	.600 NOM			
E2	14.28	14.58	.562	.574		
E3	1.53	NOM	.060	NOM		
e	0.64	NOM	.025	NOM		
L	5.08 NOM		.200	NOM		
Q	1.02 NOM		.040	NOM		
S	0.635	NOM	.025	NOM		
-			•			

# NOTES:

- All dimensions are in millimeters (inches shown for general reference).
  Lead finishes are in accordance with MIL-PRF-38535.

FIGURE 1. Case outlines - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	12

Device type:			(	01	
ase outlines:	X and Z	Y		-i	i
erminal Inemonic	Terminal Pin	Terminal Pin	Terminal Name	Terminal Type	Terminal Buffer Description
SS1	L6	47	Ground 1	GND	
SS2	C12	88	Ground 2	GND	
DD1	B2	14	Power 1	VDD	
DD2	M12	64	Power 2	VDD	
0	A6	4	Address 0	OZ	No Resistor, 9mA
1	A7	3	Address 1	OZ	No Resistor, 9mA
2	C7	2	Address 2	OZ	No Resistor, 9mA
3	B7	1	Address 3	OZ	No Resistor, 9mA
4	A8	100	Address 4	OZ	No Resistor, 9mA
5	B8	99	Address 5	OZ	No Resistor, 9mA
6	A9	98	Address 6	OZ	No Resistor, 9mA
7	B9	97	Address 7	OZ	No Resistor, 9mA
3	A10	96	Address 8	OZ	No Resistor, 9mA
9	C9	95	Address 9	OZ	No Resistor, 9mA
10	B10	94	Address 10	OZ	No Resistor, 9mA
11	A11	93	Address 11	OZ	No Resistor, 9mA
12	B11	92	Address 12	OZ	No Resistor, 9mA
13	C10	91	Address 13	OZ	No Resistor, 9mA
14	A12	90	Address 14	OZ	No Resistor, 9mA
.15	B12	89	Address 15	OZ	No Resistor, 9mA
0	L10	63	Data 0	В	Pullup, 9mA
1	N12	62	Data 1	В	Pullup, 9mA
2	N11	61	Data 2	В	Pullup, 9mA
3	M10	60	Data 3	В	Pullup, 9mA
4	L9	59	Data 4	В	Pullup, 9mA
5	N10	58	Data 5	В	Pullup, 9mA
6	M9	57	Data 6	В	Pullup, 9mA
7	N9	56	Data 7	В	Pullup, 9mA
8	L8	55	Data 8	В	Pullup, 9mA
9	M8	54	Data 9	В	Pullup, 9mA
10	N8	53	Data 10	В	Pullup, 9mA
11	N7	52	Data 11	В	Pullup, 9mA
12	L7	51	Data 12	В	Pullup, 9mA
13	M7	50	Data 13	В	Pullup, 9mA
14	N6	49	Data 14	В	Pullup, 9mA
15	M6	48	Data 15	В	Pullup, 9mA
SCSB0	A1	13	Address state 0	OZ	No Resistor, 9mA
SCSB1	B3	12	Address state 1	OZ	No Resistor, 9mA
SCSB2	C4	11	Address state 2	OZ	No Resistor, 9mA
SCSB3	A2	10	Address state 3	OZ	No Resistor, 9mA
K0	A3	9	Access key 0	OZ	No Resistor, 9mA
K1	B4	8	Access key 1	OZ	No Resistor, 9mA
K2	C5	7	Access key 2	OZ	No Resistor, 9mA
K3	A4	6	Access key 3	OZ	No Resistor, 9mA
TR	H2	30	Data Tx/Rx	OZ	No Resistor, 9mA
ГВ	B6	5	Strobe	OZ	No Resistor, 9mA
DM	H1	29	I/O memory	OZ	No Resistor, 9mA
	G1	28	Data/instruction	OZ	No Resistor, 9mA
BO	G3	27	Extended bus	OZ	No Resistor, 9mA
			operation		<u> </u>
		FIGU	RE 2. Terminal conr	nections.	
				-	
ст			SIZ	'F	

Device type:		1	-	0	01		
Case outlines:	X and Z	Y			;		
Terminal Mnemonic	Terminal Pin	Terminal Pin	Termina Name	I	Terminal Type	Terminal Buffer Descriptior	1
TSB	E13	80	Three-sta control	ate	I	CMOS, Pullup	
DMAREQ	M13	65	DMA req	uest	I	CMOS, No Resisto	r
DMAEN	D1	21	DMA ena	able	0	No Resistor, 9mA	
DMAK	E3	20	DMA acknowle	edge	I	CMOS, No Resisto	r
WCODE0	K11	66	Wait code	e bit 0	I	CMOS, No Resisto	r
WCODE1	L12	67	Wait code	e bit 1	I	CMOS, No Resisto	r
WCODE2	L13	68	Wait code	e bit 2	I	CMOS, No Resisto	r
WCODE3	K12	69	Wait code	e bit 3	I	CMOS, No Resisto	r
WCODE4	J11	70	Wait cod	e bit 4	1	CMOS, No Resisto	r
RDY	D2	19	Bus read	у	1	CMOS, No Resisto	r
INTEN	G12 <u>1</u> /	74	Interrupts enabled	5	0	No Resistor, 9mA	
INTK	D13	82	Interrupt acknowle	edge	0	No Resistor, 9mA	
INTKCODE0	F12 <u>1</u> /	78	Interrupt acknowle code 0	edge	0	No Resistor, 9mA	
INTKCODE1	F13 <u>1</u> /	77	Interrupt acknowle code 1	edge	0	No Resistor, 9mA	
INTKCODE2	G13 <u>1</u> /	76	Interrupt acknowle code 2	edge	0	No Resistor, 9mA	
INTKCODE3	G11 <u>1</u> /	75	Interrupt acknowle code 3	edge	0	No Resistor, 9mA	
INT0B	L1	36	Interrupt (1750 lev	0 vel 2	1	CMOS, No Resisto	r
INT1B	K2	35	Interrupt (1750 lev interrupt)	1 vel 8	1	CMOS, No Resisto	r
INT2B	J3	34	Interrupt (1750 lev interrupt)	2 vel 10	I	CMOS, No Resisto	r
INT3B	K1	33	Interrupt (1750 lev interrupt)	3 vel 11	1	CMOS, No Resisto	r
INT4B	J2	32	Interrupt (1750 lev interrupt)	4 vel 12	1	CMOS, No Resisto	r
INT5B	НЗ	31	Interrupt (1750 lev interrupt)	5 vel 13	1	CMOS, No Resisto	r
INT6B	F1	26	Interrupt (1750 lev interrupt)	6 vel 14	1	CMOS, No Resisto	r
INT7B	F2	25	Interrupt (1750 lev interrupt)	7 vel 15	1	CMOS, No Resisto	r
		FIGURE 2.	<u>Terminal co</u>		<u>s</u> - Continu	ed.	
		AWING		SIZ A			5962-0

REVISION LEVEL B

SHEET

14

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

		0		
X and Z	Y			
Terminal Bin	Terminal Bin	Terminal Name	Terminal	Terminal Buffor Description
M1	37	Power down	Туре	CMOS No Resistor
	57	(1750 level 0	1	
		(1750 level 0		
K3	38	Spare fault (FT7)	1	CMOS No Resistor
14	43	PIO transmission		CMOS No Resistor
	-10	error fault (FT6)	·	
N2	42	Memory, PIO,	1	CMOS, No Resistor
		DMA, parity error		
		(FT2, FT3, FT4)		
L3	40	Built-in test error	1	CMOS, No Resistor
		fault		
		(FT13)	<u>.</u>	
M2	41	Memory protect	1	CMOS, No Resistor
		error tault		
		(F110, FT1)	l	
L2	39	Illegal address	1	CMOS, No Resistor
50		(F15, F18)		
E2	22		0	INO RESISTOR, 9MA
ME	46		1	CMOS No Posistor
	40	System request		CIVIUS, NU RESISTOR
	15	System reset		LIVIUS, NU RESISTOR
184	40	instruction		
E12	81	Scan enable	1	CMOS No Resistor
	18	Scan clock		No Resistor 0mA
C2	17	Fast clock		CMOS No Resistor
K13	71	Clock scale		CMOS No Resistor
F3	24	Timer clock		CMOS No Resistor
13	16			CMOS No Resistor
D3	87	Discrete input		No Resistor 0mA
	96		0	No Posistor 0m4
013	00	Bood discrete	0	No Resistor 0~4
	60	Reau discrete		
H13 1/	73		0	No Resistor 0mA
	13	interrunt code 1		
H12 1/	72	Read IOIC	0	No Resistor 0mA
	12	interrunt code 2		
D12 1/	84	Start-up ROM	0	No Resistor 9m4
	04	enabled		
F11	83	Normal nower up	0	No Resistor 9m4
E1	23		0	No Resistor 9mA
	23	overflow		
15	44	Default	1	CMOS No Resistor
		configuration	'	
		indicator		
	70	New how we have	0	
	X and Z      Terminal Pin      M1      K3      L4      N2      L3      M2      L2      E2      M5      B1      N4      E12      C1      C2      K13      F3      D3      D11      B13      C13      H13    1/      H12    1/      E11    E1      L5	X and Z      Y        Terminal      Terminal        M1      37        K3      38        L4      43        N2      42        L3      40        M2      41        L2      39        E2      22        M5      46        B1      15        N4      45        E12      81        C1      18        C2      17        K13      71        F3      24        D3      16        D11      87        B13      86        C13      85        H13<	X and ZYTerminal PinTerminal PinTerminal NameM137Power down (1750 level 0 interrupt)K338Spare fault (FT7)L443PIO transmission error fault (FT6)N242Memory, PIO, DMA, parity error (FT2, FT3, FT4)L340Built-in test error fault (FT13)M241Memory protect error fault (FT1, FT1, FT1)L239Illegal address fault (FT5, FT8)E222"OR" of fault register 	X and ZYTerminal PinTerminal PinTerminal NameTerminal TypeM137Power down (1750 level 0) interrupt)IK338Spare fault (FT7)IL443PIO transmission error fault (FT6)IN242Memory, PIO, DMA, parity error (FT2, FT3, FT4)IL340Built-in test error fault (FT13)IM241Memory protect error fault (FT16, FT1)IL239Illegal address fault (FT5, FT8)IE222"OR" of fault register (FT5, FT8)OM546Console requestIB115System resetIN445Start new oinstructionOE1281Scan enableIC217Fast clockIK1371Clock scaleID316Trigger GO clockID1187Discrete inputOB1386Discrete outputOB1386Discrete outputOB131/73Read IOIC interrupt code 1OH131/72Read IOIC interrupt code 2OD121/84Start-up ROM enabledOE1183Normal power upOE1183Normal power upOE1214Default configurationIE1314TDi

1/ Not available in case outline Z.

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	15























#### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

#### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-05207
		REVISION LEVEL B	SHEET 27

- 4.4.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
  - c. Subgroups 7 and 8 functional testing shall include instruction verification test. These tests form a part of the manufacturer's test tape and shall be maintained and available from approved sources of supply.
  - d. Subgroup 4 (C<sub>IN</sub>, C<sub>OUT</sub>, and C<sub>I/O</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. One pin of each input/output driver (buffer) type shall be tested on each sample device. A minimum sample size of five (5) devices with zero (0) failures shall be required.
  - e. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

Test requirements	Subgroups	Subgroups	
	(in accordance with	(in accord	lance with
	MIL-STD-883,	MIL-PRF-38	535, table III)
	method 5005, table I)		· •
	Device	Device	Device
	class M	class Q	class V
Interim electrical			1, 7
parameters (see 4.2)			
Final electrical	1, 2, 3, 7, 8,	1, 2, 3, 7, 8,	1, 2, 3, 7, 8,
parameters (see 4.2)	9, 10, 11 <u>1</u> /	9, 10, 11 <u>1</u> /	9, 10, 11 <u>2</u> /
Group A test	1, 2, 3, 4, 7, 8,	1, 2, 3, 4, 7, 8,	1, 2, 3, 4, 7, 8,
requirements (see 4.4)	9, 10, 11	9, 10, 11	9, 10, 11
Group C end-point electrical	1, 2, 3	1, 2, 3	1, 2, 3
parameters (see 4.4)			
Group D end-point electrical	1, 2, 3	1, 2, 3	1, 2, 3
parameters (see 4.4)			
Group E end-point electrical	1, 2, 3	1, 2, 3	1, 2, 3
parameters (see 4.4)			

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	28

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

# 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

### 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

# 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-05207
		REVISION LEVEL B	SHEET 29

6.7 <u>Pin descriptions</u>. The pin descriptions are as defined in table III.

Symbol	Definition	Functional description			
V <sub>SS1-2</sub>	Ground	Electrical ground			
V <sub>DD1-2</sub>	Power	Power supply			
A0-A15	Address bus	This output bus provides the logical address for bus transactions and is in a high impedance state when any of the following signals are asserted: RESETB, TSB, DMAK, or NOP. A0 is the most significant bit. High level = 1.			
D0-D15	Data bus	This bidirectional bus provides data for transfers to or from external devices and is in a high impedance state when any of the following signals are asserted: RESETB, TSB, DMAK, or NOP. D0 is the most significant bit. High level = 1.			
ASCSB0- ASCSB3	Address state/chip select	When expanded memory is prise taken directly from the AS firexpanded memory is not press word boundaries and are decord these lines are in a high imper RESETB, TSB, DMAK, or NO	resent, address st ield (bits 12 - 15) c ent, these lines m oded from the mos edance state when P.	ate is used for memory add of the status word with a hig ay be used as active low ch st significant two bits of the any of the following signals	ress mapping, and h level = 1. When hip selects in 16K logical address. s are asserted:
AK0-AK3	Access key	Access key is used for pass/fa memory is present and is in a asserted: RESETB, TSB, DM PS field (bits 8 - 12) of the sta	ail criterion for the high impedance s IAK, or NOP. The itus word. High le	access lock and key option state when any of the follow value of this bus is taken over the state of the stat	when expanded ing signals are lirectly from the
DTR	Data bus	This output selects the direction 0 = read (receive). It is high in	on, write vs. read f mpedance when F	for data transmit/transfer: 1 RESETB, TSB, or DMAK is	= write (transmit), active.
STB	STROBE	The falling edge of the strobe output indicates valid address on the address bus. For a read operation (DTR = 0), the rising edge will coincide with the rise of SCLK and indicates the latching of data into the CPU. For a write operation (DTR = 1), the rising edge will occur before the end of the cycle to accommodate typical data hold times and write recovery requirements. It is high impedance when RESETB is active.			
IOM	IO/memory	This output selects between memory and input/output for the current bus cycle; $1 = I/O$ , $0 = memory$ . It is high impedance when RESETB, TSB, or DMAK is active.			
DI	Data/instruction	This output selects between data (operand) and instruction space for memory accesses; 0 = instruction, 1 = data. It is high impedance when RESETB, TSB, or DMAK is active.			
ХВО	Extended bus operation	This output is used to recognize certain bus operations including NOP. It is high impedance when RESETB, TSB, or DMAK is active			
TSB	Tri state control	When SCANEN = 0, asserting this input places the address bus, data bus, ASCSB0-3, AK0- 3, XBO, DI, IOM, and DTR into a high impedance state. Low = assertion. When SCANEN = 1, this input controls the micro-program counter. Low = increment.			
DMAREQ	DMA request	DMA request is an input that is used by external DMA devices to request the common bus. High = assertion.			
DMAEN	DMA enable	DMA enable is an output that enables external DMA devices allowing them to request the common bus. This signal is controlled by XIO commands DMAE and DMAD. High = assertion.			
DMAK	DMA acknowledge	This output is generated in response to a DMA request if DMA is enabled. When this processor grants the common bus to the requesting DMA device, it places the address bus, data bus, ASCSB0-3, AK0-3, DTR, DI, IOM, and XBO lines into a high impedance state, and asserts DMAK relinquishing the bus to the external DMA device. It is high impedance when RESETB is active. High = assertion.			
	STAND MICROCIRCUI	ARD F DRAWING	SIZE A		5962-05207

**REVISION LEVEL** 

В

SHEET

30

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

TABLE III.	Pin descriptions	-	Continued.
------------	------------------	---	------------

Symbol	Definition	Functional description	
WCODE0 - 4	Wait state code	The wait code inputs specify bus timing for instruction memory, operand memory, and input/output bus. High = 1.	
RDY	Bus ready	The RDY input is used for asynchronous bus transfers and indicates when a transfer has completed. High = assertion.	
INTEN	Interrupt enable	This output indicates whether interrupts are enabled and is controlled by XIO commands ENBL and DSBL. High = assertion.	
INTK	Interrupt acknowledge	This output indicates that an external interrupt has been recognized and latched into the pending interrupt register. High = assertion.	
INTKCODE	Interrupt code 0-3	This four bit output indicates which external interrupt level is being acknowledged. Bit 3 is most significant. High = 1.	
INT0B - INT7B	External interrupt	these inputs provide the means for external devices to interrupt this processor. INT0 through INT7 are assigned to 1750A interrupt levels 2, 8, and 10 - 15, respectively. Low = assertion.	
PWRDNB	Power down	This input indicates the occurrence of a power failure and, when asserted, causes a 1750A level 0 interrupt. Low = assertion.	
FTSPARE	Spare fault	This input is a user-definable fault that is assigned to bit seven of the fault register (FT7). Edge sensitive, High = assertion.	
PIOXEB	Transmission error fault	This input indicates the occurrence of a transmission error while performing a programmed I/O transfer and is assigned to fault register bit FT6. Edge sensitive, low = assertion.	
PEB	Parity error	This input indicates the occurrence of a parity error. When asserted, fault bit FT2, FT3, or FT4 will be set corresponding to memory, PIO, or DMA, respectively. Edge sensitive, low = assertion.	
BITE	Built-in test error	This input indicates the occurrence of a built-in test error and causes fault bit FT13 to be set. Edge sensitive, high = assertion.	
MPROEB	Memory protect error fault	This input is asserted by the MMU to indicate that an illegal memory access has been attempted. If the attempted transfer was initiated by this processor, fault FT0 is set to 1; if by an external DMA device, fault FT1 is set. Edge sensitive, Low = assertion.	
ILLADDB	Illegal address	This input indicates an attempted reference to a memory or I/O location that is not present. If the attempted operation was I/O , fault FT5 is set; if memory, fault FT8 is set. Edge sensitive, low = assertion.	
FLT	Fault	This output is the bit-wise 'OR' of the fault register outputs.	
CONREQB	Console request	The console request input is asserted by an external maintenance console device. This is sampled at the end of the execution of each instruction and, if active, places the processor in console mode. Low = assertion.	
RESETB	System reset	When asserted, this input places the processor in the reset state as defined in table VI of MIL-STD-1750A. The DTR and DMAK are tri-stated. Low = assertion.	
SNEW	Start instruction	This output indicates the beginning of the execution phase of a new instruction. High = assertion.	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	31

TABLE III. Pin descriptions - Continued.		
Symbol	Definition	Functional description
SCANEN	Scan enable	This input activates scan path operation. High = assertion.
SCLK	System clock	This output is the system clock generated in this processor and may be used for synchronization with external hardware.
FCLK	Fast clock	FCLK is the primary timing source for this processor.
SCALE	Clock scale	Relationship between FCLK and SCLK with no wait states; 0 = SCLK period is 4 FCLK periods, 1 = SCLK period is 2 FCLK periods.
TCLK	Timer clock	TCLK is the time base for the timers TA, TB. Nominal frequency is 1.0 MHz.
TGOCLK	Trigger go clock	TGOCLK is the time base for the trigger go counter.
RDI	Discrete input	RDI is an output that is generated by the processor in response to XIO command "Read Discrete Input". This causes the external discrete input buffer to place its data on the data bus. High = assertion.
OD	Discrete output	OD is an output that is generated by the processor in response to XIO command "Output Discretes". This causes the external discrete output register to latch the value that is present on the data bus. High = assertion.
RDOR	Read discrete output register	RDOR is an output generated by the processor in response to XIO command "Read Discrete Output Register". This causes the external discrete output register to place its data on the data bus. High = assertion.
RIC1-RIC2	Read I/O interrupt code	RIC1 and RIC2 are outputs generated by the processor in response to XIO commands "Read I/O Interrupt Code, Level (1 or 2 respectively). This causes the contents of the external level 1 or level 2 IOIC register to be placed on the data bus. High = assertion.
SUROM	Start-up ROM enable	This output is controlled by XIO commands ESUR and DSUR. High = assertion.
NOP	No bus access	This output indicates that no bus access is occurring during the current SCLK cycle $(SCANEN = 0)$ , High = assertion. If SCANEN = 1, this output is the scan path data.
NPU	Normal power up	This output reflects the result of the Built-in Test where a high level indicates "Pass". It may be reset with the XIO command RNS.
TRIGOVB	Trigger GO overflow	This output indicates when the Trigger GO counter has timed out. Low = assertion.
DEFCON	Default configuration	DEFCON is an input that is sampled during reset or break-point and places the device in the default configuration. If inactive, the configuration register is loaded from I/O address 8410H. High = assertion.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-05207
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 32

## STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 07-03-05

Approved sources of supply for SMD 5962-05207 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-0520701QXC	34168	HX1750XQN
5962-0520701QYC	34168	HX1750YQN
5962-0520701QZC	34168	HX1750ZQN

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

34168

Honeywell, SSEC 12001 State Highway 55 Plymouth, MN 55441

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.