
# Honeywell

# HLXSR01632 512K x 32 STATIC RAM

The monolithic 512k x 32 Radiation Hardened Static RAM is a high performance 524,288 word x 32-bit static random access memory, fabricated with Honeywell's 150nm silicon-on-insulator CMOS (S150) technology. It is designed for use in low voltage systems operating in radiation environments. The SRAM operates over the full military temperature range and requires a core supply voltage of 1.5V and an I/O supply voltage of 3.3V.

Honeywell's S150 technology is radiation hardened through the use of advanced and proprietary design, layout and process hardening techniques. There is no internal ECC implemented.

It is a low power process with a minimum drawn feature size of 150nm. This delivers high speed typical READ cycle time of 20ns, WRITE cycle time of 9ns and low power consumption of 260mW at 40MHz.



The memory cell is single event upset hardened, while four layer metal power busing and small collection volumes of SOI provides superior single event effect and dose rate hardening.


#### FEATURES

- Fabricated on S150 Silicon On Insulator (SOI) CMOS
- 150nm Process (Leff = 110nm)
- High Speed 9ns Typical Write Cycle 20ns Typical Read Cycle
- Asynchronous Operation
- CMOS Compatible I/O

- Total Dose  $3x10^5$  and  $1x10^6$  rad(Si)
- Soft Error Rate Heavy Ion 1x10<sup>-12</sup> upsets/bit-day Proton 5x10<sup>-12</sup> upsets/bit-day
- Neutron Irradiation 1x10<sup>14</sup> n/cm<sup>2</sup>
- Dose Rate Upset 1x10<sup>10</sup> rad(Si)/s
- Dose Rate Survivability 1x10<sup>12</sup> rad(Si)/s

- Latchup Immune
- Core Operating Voltage
   1.5V
- I/O Voltage 3.3V
- Operating Temperature Range -55°C to +125°C
- 86-Lead Ceramic Flat Pack
   Package

# SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



### **86 LEAD FLAT PACK PINOUT**

\* Pin 1 and Pin 86 must be to VSS.

|             | <u> </u>       |           |            |        |
|-------------|----------------|-----------|------------|--------|
| Cathode*    | 1 <sup>+</sup> | ILXSR0163 | 2<br>86    | Anode* |
| VSS         | 2              | Top View  | 85         | VSS    |
| VDD         | 3              |           | 84         | VDD    |
| A0          | 4              |           | 83         | VDD    |
| A1          | 5              |           | 82         | A18    |
| <u>A2</u>   | 6              |           | 81         | A17    |
| <u>A3</u>   | 7              |           | 80         | A16    |
| <u>A4</u>   | 8              |           | 79         | A15    |
| VSS         | 9              |           | 78         | VSS    |
| VDD2        | 10             |           | 77         | VDD2   |
| DQ0         | 11             |           | <u>76</u>  | DQ31   |
| <u>DQ1</u>  | 12             |           | 75         | DQ30   |
| DQ2         | 13             |           | <u>7</u> 4 | DQ29   |
| <u>DQ3</u>  | 14             |           | 73         | DQ28   |
| <u>DQ4</u>  | 15             |           | 72         | DQ27   |
| DQ5         | 16             |           | <u>71</u>  | DQ26   |
| VSS         | 17             |           | <u>70</u>  | VSS    |
| VDD2        | 18             |           | <u>69</u>  | VDD2   |
| NBE0        | <u>19</u>      |           | <u>68</u>  | NBE3   |
| NCS         | 20             |           | 67         | NOE    |
| DQ6         | 21             |           | <u>66</u>  | DQ25   |
| DQ7         | 22             |           | <u>65</u>  | DQ24   |
| DQ8         | <u>23</u>      |           | <u>64</u>  | DQ23   |
| DQ9         | 24             |           | <u>63</u>  | DQ22   |
| NWE         | 25             |           | <u>62</u>  | CE     |
| NBE1        | <u>26</u>      |           | <u>61</u>  | NBE2   |
| VDD2        | 27             |           | <u>60</u>  | VDD2   |
| VSS         | 28             |           | <u>59</u>  | VSS    |
| <u>DQ10</u> | <u>29</u>      |           | <u>58</u>  | DQ21   |
| <u>DQ11</u> | <u>30</u>      |           | <u>57</u>  | DQ20   |
| <u>DQ12</u> | <u>31</u>      |           | <u>56</u>  | DQ19   |
| <u>DQ13</u> | 32             |           | <u>55</u>  | DQ18   |
| <u>DQ14</u> | 33             |           | <u>54</u>  | DQ17   |
| <u>DQ15</u> | 34             |           | <u>53</u>  | DQ16   |
| VDD2        | <u>35</u>      |           | <u>52</u>  | VDD2   |
| VSS         | <u>36</u>      |           | <u>51</u>  | VSS    |
| <u>A5</u>   | <u>37</u>      |           | <u>50</u>  | A14    |
| <u>A6</u>   | <u>38</u>      |           | <u>49</u>  | A13    |
| <u>A7</u>   | <u>39</u>      |           | <u>48</u>  | A12    |
| <u>A8</u>   | 40             |           | <u>47</u>  | A11    |
| <u>A9</u>   | 41             |           | <u>46</u>  | A10    |
| VDD         | 42             |           | <u>45</u>  | VDD    |
| VSS         | 43             |           | 44         | VSS    |
|             |                |           |            |        |

## **PIN NAME DEFINITIONS**

| Pin<br>Name          | Timing<br>Symbol | Definition  |
|----------------------|------------------|---|
| A[0-18]              | А                | Address input pins. Selects a particular 32-bit word within the memory array.   |
| DQ[0-31]             | D<br>Q           | Bi-directional data I/O pins. Data inputs (D) during a write operation. Data outputs (Q) during a read operation.   |
| NCS                  | S                | Negative chip select. Low allows normal read or write operation. High puts the SRAM into a deselected condition and holds the data output drivers in a high impedance (High-Z) state. If not used, it must be connected to VSS.   |
| NWE                  | W                | Negative write enable. Low activates a write operation and holds the data output drivers in a high impedance (High-Z) state. High allows normal read operation.   |
| NOE                  | G                | Negative output enable. High holds the data output drivers in a high impedance (High-Z) state. Low the data output driver state is defined by NCS, CE, NBE and NWE. If not used, it must be connected to VSS.   |
| CE                   | E                | Chip Enable. High allows normal read or write operation. Low puts the SRAM into a deselected condition and holds the data output drivers in a high impedance (High-Z) state. If not used, it must be connected to VDD2.   |
| NBE[0-3]             | В                | Negative Byte Enable. Low allows normal read or write operation on a specific 8-bit byte within the 32-bit (4 byte) word. High disables a specific byte during a write operation and the outputs of the specific byte are held in a high impedance state during a read operation. |
| Cathode<br>and Anode |                  | These signals are used for manufacturing test only. They must be connected to VSS.  |
| VDD                  |                  | Power input. Supplies power for the SRAM core.  |
| VDD2                 |                  | Power input. Supplies power for the I/O.  |
| VSS                  |                  | Ground  |

#### **TRUTH TABLE**

| CE | NCS | NWE | NOE | NBE (1) | MODE              | DQ Mode  |
|----|-----|-----|-----|---------|-------------------|----------|
| L  | Х   | Х   | Х   | Х       | Deselect          | High-Z   |
| Х  | Н   | Х   | Х   | Х       | Deselect          | High-Z   |
| Н  | L   | H   | L   | L       | Read              | DATA OUT |
| Н  | L   | Н   | Н   | Х       | Read Standby      | High-Z   |
| Н  | L   | Н   | Х   | Н       | Byte Read Standby | High-Z   |
| Н  | L   | L   | Х   | L       | Write             | DATA IN  |
| Н  | L   | L   | Х   | Н       | Byte No Write     | High-Z   |

 (1) The Truth Table describes the operation of one NBE pin.

 However, these signals can be asserted in any combination to control which byte(s) are enabled and disabled.

 NBE[0] controls DQ[0-7]

 NBE[1] controls DQ[8-15]

 NBE[2] controls DQ[16-23]

 NBE[3] controls DQ[24-31]

#### **ABSOLUTE MAXIMUM RATINGS (1)**

| Symbol  |     | Parameter   | Rati | Unit       |      |
|---------|-----|---|------|------------|------|
|         |     |   | Min  | Max        |      |
| VDD2    |     | Positive Supply Voltage (I/O) Referenced to VSS               | -0.5 | 4.4        | V    |
| VDD     |     | Positive Supply Voltage (core) Referenced to VSS              | -0.5 | 2.4        | V    |
| VIO     |     | Voltage on Any Input or Output Pin Referenced to VSS          | -0.5 | VDD2 + 0.5 | V    |
| IOUT    |     | Average Output Current  |      | 15         | mA   |
| TSTORE  |     | Storage Temperature   | -65  | 150        | °C   |
| TSOLDER | (2) | Soldering Temperature   |      | 270        | °C   |
| PD      | (3) | Package Power Dissipation                                     |      | 2.5        | W    |
| PJC     |     | Package Thermal Resistance (Junction to Case)                 |      | 2.0        | °C/W |
| VPROT   |     | Electrostatic Discharge Protection Voltage (Human Body Model) | 2000 |            | V    |
| TJ      |     | Junction Temperature  |      | 175        | °C   |

(1) Stresses in excess of those listed above may result in immediate permanent damage to the device. These are stress ratings only and operation at these levels is not implied. Frequent or extended exposure to absolute maximum conditions may affect device reliability.

(2) Maximum soldering temperature can be maintained for no more than 5 seconds.

(3) IDDSB power + IDDOP power + Output driver power due to external loading must not exceed this specification.

## **RECOMMENDED OPERATING CONDITIONS (1)**

| Symbol Parameter |  |      | Unit |            |    |
|------------------|--|------|------|------------|----|
|                  |  | Min  | Тур  | Max        |    |
| VDD2             | Positive Supply Voltage (3.3V I/O) Referenced to VSS | 3.0  | 3.3  | 3.6        | V  |
| VDD              | Positive Supply Voltage (core) Referenced to VSS     | 1.35 | 1.50 | 1.65       | V  |
| тс               | Case Temperature                                     | -55  | 25   | 125        | °C |
| VIO              | Voltage on Any Input or Output Pin Referenced to VSS | -0.3 |      | VDD2 + 0.3 | V  |
| TRAMP            | VDD and VDD2 Power Supply Ramp Rate                  |      |      | 1          | S  |
| TPD (2)(3)       | VDD Power Down Time                                  | 5    |      |            | ms |

(1) Specifications listed in datasheet apply when operated under the Recommended Operating Conditions unless otherwise specified.

(2) Guaranteed, but not tested.

(3) Power Supplies must be at the VSS level for the Power Down Time (TPD) before being turned back on.

| Symb | ol  | Parameter                         | Environment Conditions            | Limits                                 | Unit              |
|------|-----|-----------------------------------|-----------------------------------|--|-------------------|
| TID  |     | Total Ionizing Dose               |                                   | 1x10 <sup>6</sup><br>3x10 <sup>5</sup> | rad(Si)           |
| DRU  |     | Transient Dose Rate Upset         | Pulse width ≤20ns                 | 1x10 <sup>10</sup>                     | rad(Si)/s         |
| DRS  |     | Transient Dose Rate Survivability | Pulse width ≤20ns                 | 1x10 <sup>12</sup>                     | rad(Si)/s         |
| SER  | (2) | Projected Soft Error Rate         | Geosynchronous orbit during solar |  |                   |
|      |     | Heavy Ion                         | minimum non-flare conditions      | 1x10 <sup>-12</sup>                    | upsets/bit-day    |
|      |     | Proton                            | behind 100mil Aluminum shield     | 5x10 <sup>-12</sup>                    | upsets/bit-day    |
|      |     | Neutron Irradiation Damage        | 1 MeV equivalent energy           | 1x10 <sup>14</sup>                     | n/cm <sup>2</sup> |

## **RADIATION HARDNESS RATINGS (1)**

(1) Device will not latchup when exposed to any of the specified radiation environments.

(2) Calculated using CREME96.

#### RADIATION CHARACTERISTICS

#### **Total Ionizing Dose Radiation**

The S150 SRAM radiation hardness assurance TID level was qualified by <sup>60</sup>Co testing, including overdose and accelerated annealing, per MIL-STD-883 Method 1019. Ongoing assurance is provided by wafer level X-ray testing during manufacturing.

#### Single Event Soft Error Rate

Special process, memory cell, circuit and layout design considerations are included in the SRAM to minimize the impact of heavy ion and proton radiation and achieve small projected SER. These techniques sufficiently harden the SRAM such that cell redundancy and scrubbing are not required to achieve the projected SER.

#### **Transient Dose Rate Ionizing Radiation**

Many aspects of product design are addressed to handle the high energy levels associated with the transient dose rate events. This allows the SRAM to be capable of writing, reading, and retaining stored

data during and after exposure to a transient dose rate ionizing radiation pulse, up to the DRU specification. The SRAM will also meet functional and timing specifications after exposure to a transient dose rate ionizing radiation pulse up to the DRS specification.

#### **Neutron Irradiation Damage**

SOI CMOS is inherently tolerant to damage from neutron irradiation. The SRAM meets functional and timing specifications after exposure to the specified neutron fluence.

#### Latchup

рF

7

The SRAM will not latchup when exposed to any of the above radiation environments when applied under recommended operating conditions. SOI CMOS provides oxide isolation between adjacent PMOS and NMOS transistors and eliminates any potential SCR latchup structures.

| Symbol | Parameter                | Max | Unit |
|--------|--------------------------|-----|------|
| CA     | Address Pin Capacitance  | 7   | pF   |
| CNOE   | NOE Pin Capacitance      | 17  | pF   |
| CNWE   | NWE Pin Capacitance      | 17  | pF   |
| CNCS   | NCS Pin Capacitance      | 20  | pF   |
| CCE    | CE Pin Capacitance       | 17  | pF   |
| CDQ    | Data I/O Pin Capacitance | 7   | pF   |

#### **PIN CAPACITANCE (1)**

CNBE

(1) Maximum capacitance is verified as part of initial qualification only.

**NBE Pin Capacitance** 

## POWER PIN ELECTRICAL CHARACTERISTICS


| Symbol        | Parameter                 | Conditions                |             | Μ     | ax   | Unit |
|---------------|---------------------------|---------------------------|-------------|-------|------|------|
|               |                           |                           |             | VDD   | VDD2 |      |
| IDDSB (1)     | Static                    | VIH = VDD2,               | TA=25°C,    |       |      |      |
|               | Supply Current            | VIL = VSS,                | pre-TID     | 4.25  | 0.3  | mA   |
|               |                           | DQ = High-Z               |             | 25.5  | 0.3  | mA   |
| IDDOPW (2)(3) | Dynamic                   | VIH = VDD2,               | 1MHz        | 4.3   | 0.35 | mA   |
|               | Supply Current            | VIL = VSS,                | 2MHz        | 8.5   | 0.7  | mA   |
|               | Selected, Write           | DQ = High-Z               | 10MHz       | 42.5  | 3.5  | mA   |
|               |                           |                           | 25MHz       | 106   | 8.7  | mA   |
|               |                           |                           | 40MHz       | 170   | 14   | mA   |
| IDDOPR (2)(3) | Dynamic                   | VIH = VDD2,               | 1MHz        | 1.7   | 0.2  | mA   |
|               | Supply Current            | VIL = VSS,                | 2MHz        | 3.4   | 0.4  | mA   |
|               | Selected, Read            | DQ = High-Z               | 10MHz       | 17    | 2    | mA   |
|               |                           |                           | 25MHz       | 42.5  | 5    | mA   |
|               |                           |                           | 40MHz       | 68    | 8    | mA   |
| IDDOPD (2)(3) | Dynamic<br>Supply Current | VIH = VDD2,<br>VIL = VSS, | 1 MHz       | 0.085 | 0.15 | mA   |
|               | Deselected                | DQ = High-Z               | 40MHz       | 1.7   | 5    | mA   |
| IDR           | Data Retention            | VDD = 1V,                 | TA=25°C,    |       |      |      |
|               | Supply Current            | VDD2 = 2V                 | pre-TID (4) | 3.3   | 0.2  | mA   |
|               |                           |                           |             | 20    | 0.2  | mA   |

 See figure "Typical IDD Standby Current, Pre-TID" below for typical pre-TID current values. This is provided for information only.

(2) All inputs switching. DC average current.

(3) All dynamic operating mode current measurements (IDDOPx) exclude standby mode current (IDDSB).

(4) This is an estimated maximum for reference and is not a pass/fail criteria. This is provided for information only.



# SIGNAL PIN ELECTRICAL CHARACTERISTICS (1)

| Symbol | Parameter                 | Conditions       | Min        | Max        | Unit |
|--------|---------------------------|------------------|------------|------------|------|
| IIN    | Input Leakage Current     | VSS ≤ VIN ≤ VDD2 | -5         | 5          | uA   |
| IOZ    | Output Leakage Current    | DQ = High-Z      | -10        | 10         | uA   |
| VIL    | Low-Level Input Voltage   |                  |            | 0.3 x VDD2 | V    |
| VIH    | High-Level Input Voltage  |                  | 0.7 x VDD2 |            | V    |
| VOL    | Low-Level Output Voltage  | IOL = 10mA       |            | 0.4        | V    |
| VOH    | High-Level Output Voltage | IOH = -5mA       | 2.7        |            | V    |

(1) Voltages referenced to VSS.

# **READ CYCLE TIMING CHARACTERISTICS (1)(2)**


| Symbol | Symbol Parameter                          |     | nits<br>V I/O | Unit |
|--------|---|-----|---------------|------|
|        |   | Min | Max           |      |
| TAVAVR | Read Cycle Time                           | 25  |               | ns   |
| TAVQV  | Address Valid to Output Valid Access Time |     | 25            | ns   |
| TAXQX  | Address Change to Output Invalid Time     | 4   |               | ns   |
| TSLQV  | Chip Select to Output Valid Access Time   |     | 25            | ns   |
| TSLQX  | Chip Select to Output Low-Z Time          | 0   |               | ns   |
| TSHQZ  | Chip Select to Output High-Z Time         |     | 4             | ns   |
| TEHQV  | Chip Enable to Output Valid Access Time   |     | 25            | ns   |
| TEHQX  | Chip Enable Output Enable Time            | 0   |               | ns   |
| TELQZ  | Chip Enable Output Disable Time           |     | 4             | ns   |
| TBLQV  | Byte Enable to Output Valid Access Time   |     | 6             | ns   |
| TBLQX  | Byte Enable Output Enable Time            | 0   |               | ns   |
| TBHQZ  | Byte Enable Output Disable Time           |     | 4             | ns   |
| TGLQV  | Output Enable to Output Valid Access Time |     | 6             | ns   |
| TGLQX  | Output Enable to Output Low-Z Time        | 0   |               | ns   |
| TGHQZ  | Output Enable to Output High-Z Time       |     | 4             | ns   |

(1) The timing specifications are referenced to the Timing Input and Output References diagram and the

Timing Reference Load Circuit diagram. IBIS models should be used to evaluate timing under application load circuits.

(2) NWE = High

# **READ CYCLE TIMING WAVEFORMS**



# WRITE CYCLE TIMING CHARACTERISTICS (1)(2)(3)

| Symbol | Symbol Parameter                           |     | mits<br>V I/O | Unit |
|--------|--|-----|---------------|------|
|        |  | Min | Max           |      |
| TAVAVW | Write Cycle Time                           | 12  |               | ns   |
| TWLWH  | Start of Write to End of Write Pulse Width | 7   |               | ns   |
| TSLWH  | Chip Select to End of Write Time           | 12  |               | ns   |
| TEHWH  | Chip Enable to End of Write Time           | 12  |               | ns   |
| TDVWH  | Data Input Valid to End of Write Time      | 6   |               | ns   |
| TAVWH  | Address Valid to End of Write Time         | 12  |               | ns   |
| TWHDX  | Data Input Hold after End of Write Time    | 0   |               | ns   |
| TAVWL  | Address Valid Setup to Start of Write Time | 0   |               | ns   |
| TWHAX  | Address Valid Hold after End of Write Time | 0   |               | ns   |
| TWLQZ  | Start of Write to Output High-Z Time       |     | 4             | ns   |
| TWHQX  | End of Write to Output Low-Z Time          | 0   |               | ns   |
| TWHWL  | End of Write to Start of Write Pulse Width | 5   |               | ns   |
| TBLWH  | Byte Enable to End of Write Time           | 10  |               | ns   |
| TBLBH  | Byte Enable Pulse Width                    | 8   |               | ns   |
| TWLBH  | Write Enable to End of Byte Enable         | 8   |               | ns   |
| TDVBH  | Data Valid to End of Byte Enable           | 8   |               | ns   |
| TBHDX  | Data Hold Time after End of Byte Enable    | 0   |               | ns   |


(1) The timing specifications are referenced to the Timing Input and Output References diagram and the


Timing Reference Load Circuit diagram. IBIS models should be used to evaluate timing under application load circuits.

(2) For an NWE controlled write, NCS must be Low when NWE is Low.

(3) Can use NOE = High to hold Q in a High-Z state when NWE = High and NCS = Low.

#### WRITE CYCLE TIMING





(1) Input rise and fall times = 1ns between 90% and 10% levels.

(2) Timing parameter reference voltage level.

(3) ss: Low-Z VOH and VOL steady-state output voltage.

(4) High-Z output pin pulled to VDD2/2 by Reference Load Circuit.

#### FUNCTIONAL DESCRIPTION

#### **SRAM Operation**


SRAM operation is asynchronous. Operating modes are defined in the Truth Table. Read operations can be controlled by Address (A[0-18]), Byte Enable (NBE[0-3]), Chip Enable (CE) or Chip Select (NCS). Write operations can be controlled by Write Enable (NWE), Byte Enable (NBE[0-3]), Chip Enable (CE) or Chip Select (NCS).

NBE[0-3] is used to control which of the 4 bytes is written to or read from. These signals can be asserted in any combination to control which byte(s) are enabled. Low enables a read or write operation. High disables the write to the specific byte(s) during a write operation. High puts the output byte(s) in a high impedance (High-Z) state during a read operation.

#### **Read Operation**

A read operation occurs when Chip Select (NCS) and Byte Enable (NBE[0-3]) are low and Chip Enable (CE) and Write Enable (NWE) are high. The output drivers are controlled independently by the Output Enable (NOE) signal.

To control a read cycle with NCS/CE where TSLQV/TEHQV is the access time, all addresses must be valid TAVQV minus TSLQV/TEHQV prior to



the enabling NCS/CE transition. Address transitions can occur later; however, the valid Data Output (Q) access time will then be defined by TAVQV instead of TSLQV/TEHQV. NCS/CE can disable the read at any time; however, Data Output drivers will enter a High-Z state TSHQZ/TELQZ later.

To control a read cycle with Address where TAVQV is the access time, NCS/CE must transition to active TSLQV/TEHQV minus TAVQV prior to the last Address transition. The NCS/CE active transition can occur later; however, the valid Data Output (Q) access time will then be defined by TSLQV/TEHQV instead of TAVQV. To perform consecutive read cycles, NCS is held continuously low, and the toggling of any Address will start a new read cycle. Any amount of toggling or skew between Address transitions is permissible; however, Data Output will not become valid until TAVQV following the last occurring Address transition. The minimum Address activated read cycle time is TAVAVR which is the time between the last Address transition of the previous cycle and the first Address transition of the next cycle. The valid Data Output from a previous cycle will remain valid until TAXQX following the first Address transition of the next cycle.

#### Write Operation

A write operation occurs to a byte when Write Enable (NWE), Byte Enable (NBE[0-3]) and Chip Select (NCS) are low and Chip Enable (CE) is high. The write mode can be controlled via four different control signals: NWE, NCS, NBE[0-3] or CE can start the write mode and end the write mode, but the write operation itself is defined by the overlap of NCS low, NWE low, NBE[0-3] low and CE high. All four modes of control are similar, except the NCS and CE controlled modes deselect the SRAM when NCS is high or CE is low between writes.

To write Data (D) into the SRAM, NWE, NCS and NBE[0-3] must be held low and CE must be held high for at least TWLWH, TSLSH, TBLBH and TEHEL respectively. Any amount of skew between these signal transitions can be tolerated, and any one of these control signals can start or end the write operation as long as there is sufficient overlap in these signals to ensure a valid write pulse width. eg (TSLWH, TBLWH, TSLBH, TWLSH, TWLBH, TBLSH, TEHWH, TEHBH, TBLEL and TWLEL).

Address inputs must be valid at least TAVWL/TAVSL/TAVBL/TAVEH before the start of write and TAVWH/TAVSH/TAVBH/TAVEL before the end of write and must remain valid during the write operation. Hold times for address inputs with respect to the end of write must be a minimum of TWHAX/TSHAX/TSHBX/TELAX.

A Data Input (D) valid to the end of write time of TDVWH/TDVSH/TDVBH/TDVEL must be provided during the write operation. Hold times for Data Input with respect to the end of write must be at least TWHDX/TSHDX/TBHDX/TELDX. To avoid Data

Input driver contention with the SRAM output driver, the Data Input (D) must not be applied until TWLQZ/TGHQZ/TBHQZ/TSHQZ/TELQZ after the output drive (Q) is put into a High-Z condition by NWE/NOE/NBE[0-3]/NCS/CE.

Consecutive write cycles are performed by toggling at least one of the start of write control signals for TWHWL/TSHSL/TBHBL/TELEH. If only one of these signals is used, the other three must be in their write enable states. The minimum write cycle time is TAVAVW/TAVAVS/TAVAVB/TAVAVE.

#### Signal Integrity

As a general design practice, one should have good signal integrity which means input signals that are free of noise, glitches and ringing with rising and falling edges of ≤10ns. More specifically, an input is considered to have good signal integrity when the input voltage monotonically traverses the region between VIL and VIH in ≤10ns. This is especially important in a selected and enabled state. When the device is selected and enabled, the last transitioning input for the desired operation must have good signal integrity to maintain valid operation. The transitioning inputs that bring the device into and out of a selected and enabled state must also have good signal integrity to maintain valid operation. When the device is deselected and/or disabled, inputs can have poor signal integrity and even float as long as the inputs that are defining the deselected and/or disabled state stay within valid VIL and VIH voltage levels. However, floating inputs for an extended period of time is not recommended.

#### RELIABILITY

For many years Honeywell has been producing integrated circuits that meet the stringent reliability requirements of space and defense systems. Honeywell has delivered hundreds of thousands of QML parts since first becoming QML qualified in 1990. Using this proven approach Honeywell will assure the reliability of the products manufactured with the SOI CMOS process technology. This approach includes adhering to Honeywell's Quality Management Plan for:

- Designing in reliability by establishing electrical rules based on wear out mechanism characterization performed on specially designed test structures (electromigration, TDDB, hot carriers, bias temperature instability and radiation).
- Utilizing a structured and controlled design process.
- Statistically controlling wafer fabrication process with a continuous defect reduction process.
- Performing individual wafer lot acceptance through process monitor testing (includes radiation testing).
- Using characterized and qualified packages.
- Performing thorough product testing program based on MIL-PRF-38535 and MIL-STD 883.

# SCREENING AND CONFORMANCE INSPECTION

The product test flow includes screening units with the applicable flow (Engineering Model, QML V, QML Q, Class V and Q equivalent) and the appropriate periodic or lot conformance testing (Groups A, B, C, D, and E). Both the wafer process and the products are subject to periodic or lot based Technology Conformance Inspection (TCI) and Quality Conformance Inspection (QCI) tests as defined by Honeywell's Quality Management Plan.

#### **Conformance Summary**


| Group A | General Electrical Tests  |
|---------|---|
| Group B | Mechanical – Resistance to Solvents,<br>Bond Strength, Die Shear, Solderability   |
| Group C | Life Tests - 1000 hours at 125C or equivalent   |
| Group D | Package Related Mechanical Tests –<br>Physical Dimensions, Lead Integrity,<br>Thermal Shock, Temp Cycle, Moisture<br>Resistance, Seal, Mechanical Shock,<br>Vibration, Acceleration, Salt<br>Atmosphere, Internal Water Vapor,<br>Adhesion of Lead Finish |
| Group E | Radiation Tests   |


## **PACKAGE FEATURES**

| Feature                            | Description   |
|------------------------------------|---|
| Designation                        | D   |
| Туре                               | 86-lead flat pack                                     |
| Body Construct                     | multi-layer ceramic (Al <sub>2</sub> O <sub>3</sub> ) |
| Power Planes                       | Yes   |
| Lid Construct                      | Kovar   |
| Lid Electrical Connection          | VSS   |
| VDD to VSS Chip Capacitors (Caps)  | 2 x 0.1uF   |
| VDD2 to VSS Chip Capacitors (Caps) | 2 x 0.1uF   |
| Body + Caps Dimensions (nominal)   | 21.67 x 28.91 x 4.01 mm                               |
| Weight (including Caps) (1)        | approximately 7 g                                     |

(1) Tie bar removed.

## PACKAGE OUTLINE






## **ORDERING INFORMATION (1)**

## Standard Microcircuit Drawing (SMD)

The QML Certified SRAM can also be ordered under the SMD drawing 5962-08203.

#### Order Code



(1) Orders may be faxed to 763-954-2051. Please contact our Customer Service Representative at 1-763-954-2474 or 1-800-323-8295 for further information.

- (2) Engineering Device Description: Parameters are tested -55°C to 125°C, 24 hour burn-in, no radiation guaranteed.
- (3) These receive the Class V screening but do not have QCI included. Customer must specify QCI requirements.

# QCI TESTING (1)

| Classification   | QCI Testing  |
|------------------|--|
| QML V Equivalent | Lot specific testing required in accordance with MIL-PRF-38535 Appendix B. |

#### Notes:

- (1) QCI groups, subgroups and sample sizes are defined in MIL-PRF38535 and the Honeywell QM Plan. Quarterly testing is done in accordance with the Honeywell QM Plan.
- (2) If customer requires lot specific testing, the purchase order must indicate specific tests and sample sizes.

## FIND OUT MORE

For more information about Honeywell's family of radiation hardened products and technology, visit www.honeywellmicroelectronics.com

Honeywell reserves the right to make changes of any sort without notice to any and all products, technology and testing identified herein. You are advised to consult Honeywell or an authorized sales representative to verify that the information in this data sheet is current before ordering this product. Absent express contract terms to the contrary, Honeywell does not assume any liability of any sort arising out of the application or use of any product or circuit described herein; nor does it convey any license or other intellectual property rights of Honeywell or of third parties.



ADS-14217 Rev. C April 2015 ©2015 Honeywell International Inc.