

HLXSR01608 2M x 8 STATIC RAM

The monolithic 2M x 8 Radiation Hardened Static RAM is a high performance 2,097,152 word x 8-bit static random access memory, fabricated with Honeywell's 150nm silicon-on-insulator CMOS (S150) technology. It is designed for use in low voltage systems operating in radiation environments. The SRAM operates over the full military temperature range and requires a core supply voltage of 1.5V and an I/O supply voltage of 3.3V.

Honeywell's S150 technology is radiation hardened through the use of advanced and proprietary design, layout and process hardening techniques. There is no internal ECC implemented.

It is a low power process with a minimum drawn feature size of 150nm. This delivers high speed typical READ cycle time of 18ns, WRITE cycle time of 9ns and low power consumption of 125mW at 40MHz.



The memory cell is single event upset hardened, while four layer metal power busing and small collection volumes of SOI provides superior single event effect and dose rate hardening.

FEATURES


- Fabricated on S150 Silicon On Insulator (SOI) CMOS
- 150nm Process (Leff = 110nm)
- High Speed
 9ns Typical Write Cycle

 18ns Typical Read Cycle
- Asynchronous Operation
- CMOS Compatible I/O

- Total Dose 1x10⁶ rad(Si)
- Soft Error Rate
 Heavy Ion 1x10⁻¹² upsets/bit-day
 Proton 5x10⁻¹² upsets/bit-day
- Neutron Irradiation 1x10¹⁴ n/cm²
- Dose Rate Upset 1x10¹⁰ rad(Si)/s
- Dose Rate Survivability 1x10¹² rad(Si)/s

- Latchup Immune
- Core Operating Voltage 1.5V
- I/O Voltages 3.3V
- Operating Temperature Range -55°C to +125°C
- 40-Lead Ceramic Flat Pack Package

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



40 LEAD FLAT PACK PINOUT

VCC		HLXSR0160		\
VSS	1	Top View	40	VDD
<u>A0</u>	2	•	39	A20
<u>A1</u>	3		38	A19
<u>A2</u>	4		37	A18
<u>A3</u>	5		36	A17
<u>A4</u>	6		35	A16
NCS	7		34	NOE
DQ0	8		33	DQ7
DQ1	9		32	DQ6
VDD2	<u>10</u>		31	VSS
VSS	11		30	VDD2
DQ2	12		29	DQ5
DQ3	<u>13</u>		28	DQ4
NWE	14		27	A15
<u>A5</u>	<u>15</u>		26	A14
<u>A6</u>	<u>16</u>		25	A13
<u>A7</u>	<u>17</u>		24	A12
<u>88</u>	18		23	A11
<u>A9</u>	<u> 19</u>		22	A10
VDD	20		21	VSS
				I

PIN NAME DEFINITIONS

Pin	Timing	Definition
Name	Symbol	
A[0-20]	Α	Address input pins. Selects a particular 8-bit word within the memory array.
DQ[0-7]	D Q	Bi-directional data I/O pins. Data inputs (D) during a write operation. Data outputs (Q) during a read operation.
NCS	S	Negative chip select. Low allows normal read or write operation. High puts the SRAM into a deselected condition and holds the data output drivers in a high impedance (High-Z) state. If not used, it must be connected to VSS.
NWE	W	Negative write enable. Low activates a write operation and holds the data output drivers in a high impedance (High-Z) state. High allows normal read operation.
NOE	G	Negative output enable. High holds the data output drivers in a high impedance (High-Z) state. Low the data output driver state is defined by NCS and NWE. If not used, it must be connected to VSS.
VDD		Power input. Supplies power for the SRAM core.
VDD2		Power input. Supplies power for the I/O.
VSS		Ground

TRUTH TABLE

NCS	NWE	NOE	MODE	DQ Mode
Н	Χ	Χ	Deselect	High-Z
L	Н	Н	Read Standby	High-Z
L	Н	L	Read	DATA OUT
L	L	Х	Write	DATA IN

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Ratings		Unit
		Min	Max	
VDD2	Positive Supply Voltage (I/O) Referenced to VSS	-0.5	4.4	V
VDD	Positive Supply Voltage (core) Referenced to VSS	-0.5	2.4	V
VIO	Voltage on Any Input or Output Pin Referenced to VSS	-0.5	VDD2 + 0.5	V
IOUT	Average Output Current		15	mA
TSTORE	Storage Temperature	-65	150	°C
TSOLDER (2)	Soldering Temperature		270	°C
PD (3)	Package Power Dissipation		2.5	W
PJC	Package Thermal Resistance (Junction to Case)		2.0	°C/W
VPROT	Electrostatic Discharge Protection Voltage (Human Body Model)	2000		V
TJ	Junction Temperature		175	°C

⁽¹⁾ Stresses in excess of those listed above may result in immediate permanent damage to the device. These are stress ratings only and operation at these levels is not implied. Frequent or extended exposure to absolute maximum conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (1)

Symbol	Parameter	Limits		Unit	
		Min	Тур	Max	
VDD2	Positive Supply Voltage (3.3V I/O) Referenced to VSS	3.0	3.3	3.6	V
VDD	Positive Supply Voltage (core) Referenced to VSS	1.35	1.50	1.65	V
TC	Case Temperature	-55	25	125	°C
VIO	Voltage on Any Input or Output Pin Referenced to VSS	-0.3		VDD2 + 0.3	V
TRAMP	VDD and VDD2 Power Supply Ramp Rate			1	S
TPD (2)(3)	VDD Power Down Time	5			ms

⁽¹⁾ Specifications listed in datasheet apply when operated under the Recommended Operating Conditions unless otherwise specified.

⁽²⁾ Maximum soldering temperature can be maintained for no more than 5 seconds.

⁽³⁾ IDDSB power + IDDOP power + Output driver power due to external loading must not exceed this specification.

⁽²⁾ Guaranteed, but not tested.

⁽³⁾ Power Supplies must be at the VSS level for the Power Down Time (TPD) before being turned back on.

RADIATION HARDNESS RATINGS (1)

Symbo	I	Parameter	Environment Conditions	Limits	Unit
TID		Total Ionizing Dose		1x10 ⁶	rad(Si)
DRU		Transient Dose Rate Upset	Pulse width ≤20ns	1x10 ¹⁰	rad(Si)/s
DRS		Transient Dose Rate Survivability	Pulse width ≤20ns	1x10 ¹²	rad(Si)/s
SER (2)	Projected Soft Error Rate	Geosynchronous orbit during solar		
		Heavy Ion	minimum non-flare conditions	1x10 ⁻¹²	upsets/bit-day
		Proton	behind 100mil Aluminum shield	5x10 ⁻¹²	upsets/bit-day
		Neutron Irradiation Damage	1 MeV equivalent energy	1x10 ¹⁴	n/cm ²

- (1) Device will not latchup when exposed to any of the specified radiation environments.
- (2) Calculated using CREME96.

RADIATION CHARACTERISTICS

Total Ionizing Dose Radiation

The S150 SRAM radiation hardness assurance TID level was qualified by ⁶⁰Co testing, including overdose and accelerated annealing, per MIL-STD-883 Method 1019. Ongoing assurance is provided by wafer level X-ray testing during manufacturing.

Single Event Soft Error Rate

Special process, memory cell, circuit and layout design considerations are included in the SRAM to minimize the impact of heavy ion and proton radiation and achieve small projected SER. These techniques sufficiently harden the SRAM such that cell redundancy and scrubbing are not required to achieve the projected SER.

Transient Dose Rate Ionizing Radiation

Many aspects of product design are addressed to handle the high energy levels associated with the transient dose rate events. This allows the SRAM to be capable of writing, reading, and retaining stored data during and after exposure to a transient dose rate ionizing radiation pulse, up to the DRU specification. The SRAM will also meet functional and timing specifications after exposure to a transient dose rate ionizing radiation pulse up to the DRS specification.

Neutron Irradiation Damage

SOI CMOS is inherently tolerant to damage from neutron irradiation. The SRAM meets functional and timing specifications after exposure to the specified neutron fluence.

Latchup

The SRAM will not latchup when exposed to any of the above radiation environments when applied under recommended operating conditions. SOI CMOS provides oxide isolation between adjacent PMOS and NMOS transistors and eliminates any potential SCR latchup structures.

PIN CAPACITANCE (1)


: III				
Symbol	Parameter	Max	Unit	
CA	Address Pin Capacitance	7	pF	
CNOE	NOE Pin Capacitance	17	pF	
CNWE	NWE Pin Capacitance	17	pF	
CNCS	NCS Pin Capacitance	20	pF	
CDQ	Data I/O Pin Capacitance	7	pF	

⁽¹⁾ Maximum capacitance is verified as part of initial qualification only.

POWER PIN ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions		M	lax	Unit
				VDD	VDD2	
IDDSB (1)	Static Supply Current	VIH = VDD2, VIL = VSS,	TA=25°C, pre-TID	4.25	0.3	mA
		DQ = High-Z	•	30	0.3	mA
IDDOPW (2)(3)	Dynamic	VIH = VDD2,	1MHz	2	0.2	mA
	Supply Current	VIL = VSS,	2MHz	3.5	0.4	mA
	Selected, Write	DQ = High-Z	10MHz	17	2	mA
			25MHz	43	5	mA
			40MHz	68	8	mA
IDDOPR (2)(3)	Dynamic	VIH = VDD2,	1MHz	1	0.2	mA
	Supply Current	VIL = VSS,	2MHz	2	0.4	mA
	Selected, Read	DQ = High-Z	10MHz	9	2	mA
			25MHz	22	5	mA
			40MHz	34	8	mA
IDDOPD (2)(3)	Dynamic Supply Current	VIH = VDD2, VIL = VSS,	1 MHz	0.1	0.15	mA
	Deselected	DQ = High-Z	40MHz	2	5	mA
IDR	Data Retention	VDD = 1V, VDD2 = 2V	TA=25°C,	2 92	0.2	mΛ
	Supply Current	VDD2 = 2V	pre-TID (4)	2.83	0.2	mA mA

- (1) See figure "Typical IDD Standby Current, Pre-TID" below for typical pre-TID current values. This is provided for information only.
- (2) All inputs switching. DC average current.
- (3) All dynamic operating mode current measurements (IDDOPx) exclude standby mode current (IDDSB).
- (4) This is an estimated maximum for reference and is not a pass/fail criteria. This is provided for information only.



SIGNAL PIN ELECTRICAL CHARACTERISTICS (1)

Symbol	Parameter	Conditions	Min	Max	Unit
IIN	Input Leakage Current	VSS ≤ VIN ≤ VDD2	-5	5	uA
IOZ	Output Leakage Current	DQ = High-Z	-10	10	uA
VIL	Low-Level Input Voltage			0.3 x VDD2	V
VIH	High-Level Input Voltage		0.7 x VDD2		V
VOL	Low-Level Output Voltage	IOL = 10mA		0.4	V
VOH	High-Level Output Voltage	IOH = -5mA	2.7		V


⁽¹⁾ Voltages referenced to VSS.

READ CYCLE TIMING CHARACTERISTICS (1)(2)

Symbol	Parameter		Limits 3.3V I/O	
		Min	Max	
TAVAVR	Read Cycle Time	25		ns
TAVQV	Address Valid to Output Valid Access Time		25	ns
TAXQX	Address Change to Output Invalid Time	4		ns
TSLQV	Chip Select to Output Valid Access Time		25	ns
TSLQX	Chip Select to Output Low-Z Time	0		ns
TSHQZ	Chip Select to Output High-Z Time		4	ns
TGLQV	Output Enable to Output Valid Access Time		6	ns
TGLQX	Output Enable to Output Low-Z Time	0		ns
TGHQZ	Output Enable to Output High-Z Time		4	ns

⁽¹⁾ The timing specifications are referenced to the Timing Input and Output References diagram and the Timing Reference Load Circuit diagram. IBIS models should be used to evaluate timing under application load circuits.

READ CYCLE TIMING WAVEFORMS




⁽²⁾ NWE = High

WRITE CYCLE TIMING CHARACTERISTICS (1)(2)(3)


Symbol	Parameter		imits 3V I/O	Unit
		Min	Max	
TAVAVW	Write Cycle Time	12		ns
TWLWH	Start of Write to End of Write Pulse Width	7		ns
TSLWH	Chip Select to End of Write Time	12		ns
TDVWH	Data Input Valid to End of Write Time	6		ns
TAVWH	Address Valid to End of Write Time	12		ns
TWHDX	Data Input Hold after End of Write Time	0		ns
TAVWL	Address Valid Setup to Start of Write Time	0		ns
TWHAX	Address Valid Hold after End of Write Time	0		ns
TWLQZ	Start of Write to Output High-Z Time		4	ns
TWHQX	End of Write to Output Low-Z Time	0		ns
TWHWL	End of Write to Start of Write Pulse Width	5		ns

- (1) The timing specifications are referenced to the Timing Input and Output References diagram and the Timing Reference Load Circuit diagram. IBIS models should be used to evaluate timing under application load circuits.
- (2) For an NWE controlled write, NCS must be Low when NWE is Low.
- (3) Can use NOE = High to hold Q in a High-Z state when NWE = High and NCS = Low.

WRITE CYCLE TIMING




TIMING INPUT AND OUTPUT



Notes

- (1) Input rise and fall times = 1ns between 90% and 10% levels.
- (2) Timing parameter reference voltage level.
- (3) ss: Low-Z VOH and VOL steady-state output voltage.
- (4) High-Z output pin pulled to VDD2/2 by Reference Load Circuit.

TIMING REFERENCE LOAD



FUNCTIONAL DESCRIPTION

SRAM Operation

SRAM operation is asynchronous. Operating modes are defined in the Truth Table. Read operations can be controlled by Address (A[0-18]) or Chip Select (NCS). Write operations can be controlled by Write Enable (NWE) or Chip Select (NCS).

Read Operation

A read operation occurs when Chip Select (NCS) is low and Write Enable (NWE) is high. The output drivers are controlled independently by the Output Enable (NOE) signal.

To control a read cycle with NCS where TSLQV is the access time, all addresses must be valid TAVQV minus TSLQV prior to the enabling NCS transition. Address transitions can occur later; however, the valid Data Output (Q) access time will then be defined by TAVQV instead of TSLQV. NCS can disable the read at any time; however, Data Output drivers will enter a High-Z state TSHQZ later.

To control a read cycle with Address where TAVQV is the access time, NCS must transition low TSLQV minus TAVQV prior to the last Address transition. The NCS transition low can occur later; however, the valid Data Output (Q) access time will then be defined by TSLQV instead of TAVQV. To perform consecutive read cycles, NCS is held continuously low, and the toggling of any Address will start a new read cycle. Any amount of toggling or skew between

Address transitions is permissible; however, Data Output will not become valid until TAVQV following the last occurring Address transition. The minimum Address activated read cycle time is TAVAVR which is the time between the last Address transition of the previous cycle and the first Address transition of the next cycle. The valid Data Output from a previous cycle will remain valid until TAXQX following the first Address transition of the next cycle.

Write Operation

A write operation occurs when Write Enable (NWE) is low and Chip Select (NCS) is low. Either NWE or NCS can start the write mode and either can end the write mode, but the write operation itself is defined by the overlap of NCS low and NWE low. Both modes of control are similar, except the NCS controlled mode disables the SRAM when NCS is high between writes. NWE/NCS controls the start of write when NCS/NWE transitions low before NWE/NCS transitions low. NWE/NCS controls the end of write when NCS/NWE transitions high after NWE/NCS transitions high.

To write Data (D) into the SRAM, NWE and NCS must be held low for at least TWLWH and TSLSH respectively. Any amount of skew between these signal transitions can be tolerated, and either one of these control signals can start or end the write operation as long as TSLWH and TWLSH are met.

Address inputs must be valid at least TAVWL/TAVSL before the start of write from an NWE/NCS transition low and TAVWH/TAVSH before the end of write from an NWE/NCS transition high and must remain valid during the write operation. Hold times for address inputs with respect to the end of write from a NWE/NCS transition high must be a minimum of TWHAX/TSHAX.

A Data Input (D) valid to the end of write time from an NWE/NCS transition high of TDVWH/TDVSH must be provided during the write operation. Hold times for Data Input with respect to the disabling NWE/NCS transition high must be at least TWHDX/TSHDX. To avoid Data Input driver contention with the SRAM output driver, the Data Input (D) must not be applied until TWLQZ/TGHQZ after the output drive (Q) is put into a High-Z condition by NWE/NOE.

Consecutive write cycles are performed by toggling at least one of the NCS or NWE control signals high for TWHWL/TSHSL. If only one of these signals is used, the other must be in its write enable state (NWE or NCS held low). The minimum NWE/NCS write cycle time is TAVAVW/TAVAVS.

Signal Integrity

As a general design practice, one should have good signal integrity which means input signals that are free of noise, glitches and ringing with rising and falling edges of ≤10ns. More specifically, an input is considered to have good signal integrity when the input voltage monotonically traverses the region between VIL and VIH in ≤10ns. This is especially important in a selected and enabled state. When the device is selected and enabled, the last transitioning input for the desired operation must have good signal integrity to maintain valid operation. The transitioning inputs that bring the device into and out of a selected and enabled state must also have good signal integrity to maintain valid operation. When the device is deselected and/or disabled, inputs can have poor signal integrity and even float as long as the inputs that are defining the deselected and/or disabled state stay within valid VIL and VIH voltage levels. However, floating inputs for an extended period of time is not recommended.

RELIABILITY

For many years Honeywell has been producing integrated circuits that meet the stringent reliability requirements of space and defense systems. Honeywell has delivered hundreds of thousands of QML parts since first becoming QML qualified in 1990. Using this proven approach Honeywell will assure the reliability of the products manufactured with the SOI CMOS process technology. This approach includes adhering to Honeywell's Quality Management Plan for:

- Designing in reliability by establishing electrical rules based on wear out mechanism characterization performed on specially designed test structures (electromigration, TDDB, hot carriers, bias temperature instability and radiation).
- Utilizing a structured and controlled design process.
- Statistically controlling wafer fabrication process with a continuous defect reduction process.
- Performing individual wafer lot acceptance through process monitor testing (includes radiation testing).
- · Using characterized and qualified packages.
- Performing thorough product testing program based on MIL-PRF-38535 and MIL-STD 883.

SCREENING AND CONFORMANCE INSPECTION

The product test flow includes screening units with the applicable flow (Engineering Model, QML V, QML Q, Class V and Q equivalent) and the appropriate periodic or lot conformance testing (Groups A, B, C, D, and E). Both the wafer process and the products are subject to periodic or lot based Technology Conformance Inspection (TCI) and Quality Conformance Inspection (QCI) tests as defined by Honeywell's Quality Management Plan.

Conformance Summary


	<u> </u>
Group A	General Electrical Tests
Group B	Mechanical – Resistance to Solvents, Bond Strength, Die Shear, Solderability
Group C	Life Tests - 1000 hours at 125C or equivalent
Group D	Package Related Mechanical Tests – Physical Dimensions, Lead Integrity, Thermal Shock, Temp Cycle, Moisture Resistance, Seal, Mechanical Shock, Vibration, Acceleration, Salt Atmosphere, Internal Water Vapor, Adhesion of Lead Finish
Group E	Radiation Tests


PACKAGE FEATURES


Feature		Description
Designation		А
Туре		40-lead flat pack
Body Construct		multi-layer ceramic (Al ₂ O ₃)
Power Planes		Yes
Lid Construct		Kovar
Lid Electrical Connection		VSS
Body Dimensions (nominal)	·	21.67 x 25.65 x 2.87 mm
Weight (typical)	(1)	6.5g

⁽¹⁾ Tie bar removed.

PACKAGE OUTLINE







1. HEIGHT	ΟF	PACKAGE	INCLUDES	LID.
-----------	----	---------	----------	------


SYMBO	COMMON DIMENSIONS (MILLIMETERS)		COMMON DIMENSIONS			
L	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	2.62	2.87	3.13	.102	.112	.122
A1	2.17	2.41	2.65	.086	.095	.104
b	0.41	0.46	0.51	.016	.018	.020
С	0.10	0.15	0.20	.004	.006	.008
D1	21.47	21.67	21.87	.845	.853	.891
е	1.14	1.27	1.40	.045	.050	.055
E1	25.45	25.65	25.85	1.002	1.010	1.018
L		40.89			1.610	
L1	9.25	9.61		.364	.379	
L2	3.10	3.30	3.50	.122	.130	.138

ORDERING INFORMATION (1)

Standard Microcircuit Drawing

The HLXSR01608 SRAM can be ordered under the SMD drawing 5692-08202.

Order Code



- (1) Orders may be faxed to 763-954-2051. Please contact our Customer Service Representative at 1-763-954-2474 or 1-800-323-8295 for further information.
- (2) Engineering Model Description: Parameters are tested -55°C to 125°C, 24 hour burn-in, no radiation guaranteed.
- (3) These receive the Class V screening and QCI is included. Customer must specify QCI requirements.

QCI TESTING (1)(2)

Classification	QCI Testing
QML V Equivalent	Lot specific testing required in accordance with MIL-PRF-38535 Appendix B.

Notes:

- (1) QCI groups, subgroups and sample sizes are defined in MIL-PRF38535 and the Honeywell QM Plan. Quarterly testing is done in accordance with the Honeywell QM Plan.
- (2) If customer requires lot specific testing, the purchase order must indicate specific tests and sample sizes.

FIND OUT MORE

For more information about Honeywell's family of radiation hardened integrated circuit products and services, visit www.honeywellmicroelectronics.com.

Honeywell reserves the right to make changes of any sort without notice to any and all products, technology and testing identified herein. You are advised to consult Honeywell or an authorized sales representative to verify that the information in this data sheet is current before ordering this product. Absent express contract terms to the contrary, Honeywell does not assume any liability of any sort arising out of the application or use of any product or circuit described herein; nor does it convey any license or other intellectual property rights of Honeywell or of third parties.

