PRODUCTION - Release - 02 Sep 2014 12:28:58 MST - Printed on 03 Sep 2014

Honeywell

HLX6256
32K x 8 STATIC RAM

The monolithic 32K x 8 Radiation Hardened Static RAM is a high performance 32,768 word x 8-bit static random access memory. It is fabricated with Honeywell's radiation hardened technology, and is designed for use in systems operating in radiation environments. The SRAM operates over the full military temperature range and requires only a single 3.3V power supply. The SRAM is available with CMOS compatible I/O. Power consumption is typically 400mW at 40MHz operation and less than 2mW when de-selected. SRAM operation is fully asynchronous, with a typical access time of 20ns. It is available in package and bare die forms.



Honeywell's enhanced SOI RICMOS™ IV (Radiation Insensitive CMOS) technology is radiation hardened through the use of advanced and proprietary design, layout, and process hardening techniques. The RICMOS™ IV low power process is a 3.3V, SOI CMOS technology with a 150 angstrom gate oxide and a minimum drawn feature size of 0.7um.

The memory cell is single event upset hardened, while multi-layer metal power busing and small collection volumes of SOI provides superior single event effect and dose rate hardening.

FEATURES

- Fabricated with RICMOS™ IV Silicon on Insulator (SOI)
- 0.7um Low Power Process (Leff = 0.55um)
- High Speed
  - 18ns Typical Write Cycle
  - 20ns Typical Read Cycle
- Asynchronous Operation
- CMOS Compatible I/O
- Total Dose $1x10^6$ rad(Si)
- Soft Error Rate $1x10^{-10}$ upsets/bit-day
- Neutron Irradiation $1x10^{14}$ n/cm^2
- Dose Rate Upset $1x10^9$ rad(Si)/s
- Dose Rate Survivability $1x10^{11}$ rad(Si)/s
- Latchup Immune
- VDD Power Supply 3.3V
- Operating Temperature Range -55°C to +125°C
- Package Options
  - 28-Lead CFP
  - 28-Lead DIP
  - 36-Lead CFP

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM



(1) Not available on 28-Lead packages.

28 LEAD DIP & FLAT PACK PINOUT

HLX6256 Top View

Signal	Pin	Pin	Signal
A14	1	28	VDD
A12	2	27	NWE
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	NOE
A2	8	21	A10
A1	9	20	NCS
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
VSS	14	15	DQ3

36 LEAD FLAT PACK PINOUT

HLX6256 Top View

Signal	Pin	Pin	Signal
VSS	1	36	VSS
VDD	2	35	VDD
A14	3	34	NWE
A12	4	33	CE
A7	5	32	A13
A6	6	31	A8
A5	7	30	A9
A4	8	29	A11
A3	9	28	NOE
A2	10	27	A10
A1	11	26	NCS
A0	12	25	DQ7
DQ0	13	24	DQ6
DQ1	14	23	DQ5
DQ2	15	22	DQ4
NC*	16	21	DQ3
VDD	17	20	VDD
VSS	18	19	VSS

* NC pin must be connected to VSS.

PIN NAME DEFINITIONS

Pin Name	Timing Symbol	Definition
A[0-14]	A	Address input pins. Selects a particular 8-bit word within the memory array.
DQ[0-7]	D Q	Bi-directional data I/O pins. Data inputs (D) during a write operation. Data outputs (Q) during a read operation.
NCS	S	Negative chip select. Low allows normal read or write operation. High puts the SRAM into a deselected condition and holds the data output drivers in a high impedance (High-Z) state. If not used, it must be connected to VSS.
NWE	W	Negative write enable. Low activates a write operation and holds the data output drivers in a high impedance (High-Z) state. High allows normal read operation.
NOE	G	Negative output enable. High holds the data output drivers in a high impedance (High-Z) state. Low the data output driver state is defined by NCS, CE and NWE. If not used, it must be connected to VSS.
CE (1)	E	Chip Enable. High allows normal read or write operation. Low puts the SRAM into a deselected condition and holds the data output drivers in a high impedance (High-Z) state. If not used, it must be connected to VDD.
VDD		Power input. Supplies power to the SRAM.
VSS		Ground

(1) Not available on 28-Lead packages.

TRUTH TABLE

NCS	CE (1)	NWE	NOE	Mode	DQ Mode
X	L	X	X	Deselected	High-Z
H	X	X	X	Deselected	High-Z
L	H	H	L	Read	Data Out
L	H	H	H	Read Standby	High-Z
L	H	L	X	Write	Data In

(1) Not available on 28-Lead packages.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter		Ratings		Unit
			Min	Max	
VDD	Positive Supply Voltage Referenced to VSS		-0.5	6.5	V
VIO	Voltage on Any Input or Output Pin Referenced to VSS		-0.5	VDD + 0.5	V
IOUT	Average Output Current			25	mA
TSTORE	Storage Temperature		-65	150	°C
TSOLDER (2)	Soldering Temperature			270	°C
PD (3)	Package Power Dissipation			2.5	W
PJC	Package Thermal Resistance (Junction to Case)	28-Lead CFP		2.0	°C/W
		36-Lead CFP		2.0	°C/W
		28-Lead DIP		10.0	°C/W
VHBM	Electrostatic Discharge Protection Voltage (Human Body Model)		2000		V
TJ	Junction Temperature			175	°C

(1) Stresses in excess of those listed above may result in immediate permanent damage to the device. These are stress ratings only and operation at these levels is not implied. Frequent or extended exposure to absolute maximum conditions may affect device reliability.
(2) Maximum soldering temperature can be maintained for no more than 5 seconds.
(3) IDDSB power + IDDOP power + Output driver power due to external loading must not exceed this specification.

RECOMMENDED OPERATING CONDITIONS (1)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
VDD	Positive Supply Voltage Referenced to VSS	3.0	3.3	3.6	V
TC	Case Temperature	-55	25	125	°C
VIO	Voltage on Any Input or Output Pin Referenced to VSS	-0.3		VDD + 0.3	V
TRAMP	VDD Power Supply Ramp Rate			50	ms

(1) Specifications listed in datasheet apply when operated under the Recommended Operating Conditions unless otherwise specified.

RADIATION HARDNESS RATINGS (1)

Symbol	Parameter	Environment Conditions	Limits (3)	Unit
TID	Total Ionizing Dose, R-Level		$1x10^5$	rad(Si)
	Total Ionizing Dose, F-Level		$3x10^5$	rad(Si)
	Total Ionizing Dose, H-Level		$1x10^6$	rad(Si)
DRU (2)	Transient Dose Rate Upset	Pulse width ≤20ns	$1x10^9$	rad(Si)/s
DRS (2)	Transient Dose Rate Survivability	Pulse width ≤20ns	$1x10^{11}$	rad(Si)/s
SER (3)	Projected Soft Error Rate	Geosynchronous orbit during solar minimum non-flare conditions behind 100mil Aluminum shield	$1x10^{-10}$	upsets/bit-day
	Neutron Irradiation Damage	1 MeV equivalent energy	$1x10^{14}$	n/cm^2

(1) Device will not latchup when exposed to any of the specified radiation environments.
(2) 28-Lead DIP guaranteed but not tested.
(3) Calculated using CREME96.

RADIATION CHARACTERISTICS

Total Ionizing Dose Radiation
The SRAM radiation hardness assurance TID level was qualified by ^{60}Co testing, including overdose and accelerated annealing, per MIL-STD-883 Method 1019. Ongoing assurance is provided by wafer level X-ray testing during manufacturing.

Single Event Soft Error Rate
Special process, memory cell, circuit and layout design considerations are included in the SRAM to minimize the impact of heavy ion and proton radiation and achieve small projected SER. These techniques sufficiently harden the SRAM such that cell redundancy and scrubbing are not required to achieve the projected SER.

Transient Dose Rate Ionizing Radiation
Many aspects of product design are addressed to handle the high energy levels associated with the transient dose rate events. This allows the SRAM to be capable of writing, reading, and retaining stored data during and after exposure to a transient dose rate ionizing radiation pulse, up to the DRU specification. The SRAM will also meet functional and timing specifications after exposure to a transient dose rate ionizing radiation pulse up to the DRS specification.

Neutron Irradiation Damage
SOI CMOS is inherently tolerant to damage from neutron irradiation. The SRAM meets functional and timing specifications after exposure to the specified neutron fluence.

Latchup
The SRAM will not latchup when exposed to any of the above radiation environments when applied under recommended operating conditions. SOI CMOS provides oxide isolation between adjacent PMOS and NMOS transistors and eliminates any potential SCR latchup structures.

PIN CAPACITANCE (1)

Symbol	Parameter	Max	Unit
CIN	Input Capacitance	7	pF
CDQ	Data I/O Capacitance	9	pF

(1) Maximum capacitance is verified as part of initial qualification only.

POWER PIN ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions		Max	Unit
IDDSB	Static Supply Current	VIH = VDD, VIL = VSS, DQ = High-Z		1.0	mA
IDDOPW (1)(2)	Dynamic Supply Current Selected, Write	VIH = VDD, VIL = VSS, DQ = High-Z	1MHz	3	mA
			2MHz	6	mA
			10MHz	30	mA
			25MHz	75	mA
			33MHz	99	mA
IDDOPR (1)(2)	Dynamic Supply Current Selected, Read	VIH = VDD, VIL = VSS, DQ = High-Z	1MHz	3	mA
			2MHz	6	mA
			10MHz	30	mA
			25MHz	75	mA
			33MHz	99	mA
IDDOPD (1)(2)	Dynamic Supply Current Deselected	VIH = VDD, VIL = VSS, DQ = High-Z	33MHz	1.0	mA
IDR	Data Retention Supply Current	VDD = 2.5V		500	uA

(1) All inputs switching. DC average current.

(2) All dynamic operating mode current measurements (IDDOPx) exclude standby mode current (IDDSB). The total power is the sum of the power from the standby current (IDDSB), dynamic current (IDDOPx) and output driver current driving the output load.

SIGNAL PIN ELECTRICAL CHARACTERISTICS (1)

Symbol	Parameter	Conditions	Min	Max	Unit
IIN	Input Leakage Current	VSS ≤ VIN ≤ VDD	-5	5	uA
IOZ	Output Leakage Current	DQ = High-Z	-10	10	uA
VIL	Low-Level Input Voltage			0.25 x VDD	V
VIH	High-Level Input Voltage		0.7 x VDD		V
VOL	Low-Level Output Voltage	IOL = 8mA		0.4	V
VOH	High-Level Output Voltage	IOH = -4mA	2.7		V

(1) Voltages referenced to VSS.

READ CYCLE TIMING CHARACTERISTICS (1)(2)

Symbol	Parameter	Limits		Unit
		Min	Max	
TAVAVR	Read Cycle Time	29		ns
TAVQV	Address Valid to Output Valid Access Time		29	ns
TAXQX	Address Change to Output Invalid Time	3		ns
TSLQV	Chip Select to Output Valid Access Time		29	ns
TSLQX	Chip Select to Output Low-Z Time	5		ns
TSHQZ	Chip Select to Output High-Z Time		10	ns
TEHQV (3)	Chip Enable to Output Valid Access Time		29	ns
TEHQX (3)	Chip Enable to Output Low-Z Time	5		ns
TELQZ (3)	Chip Enable to Output High-Z Time		11	ns
TGLQV	Output Enable to Output Valid Access Time		9	ns
TGLQX	Output Enable to Output Low-Z Time	0		ns
TGHQZ	Output Enable to Output High-Z Time		9	ns

(1) The timing specifications are referenced to the Timing Input / Output References diagrams and the Timing Reference Load Circuit diagrams. IBIS models should be used to evaluate timing under application load and conditions.
(2) NWE = High
(3) Chip Enable (CE) pin not available on 28-Lead packages.

READ CYCLE TIMING WAVEFORMS



WRITE CYCLE TIMING CHARACTERISTICS (1)(2)(3)

Symbol	Parameter	Limits		Unit
		Min	Max	
TAVAVW	Write Cycle Time	25		ns
TWLWH	Start of Write to End of Write Pulse Width	20		ns
TSLWH	Chip Select to End of Write Time	20		ns
TEHWH (4)	Chip Enable to End of Write Time	20		ns
TDVWH	Data Input Valid to End of Write Time	15		ns
TAVWH	Address Valid to End of Write Time	20		ns
TWHDX	Data Input Hold after End of Write Time	0		ns
TAVWL	Address Valid Setup to Start of Write Time	0		ns
TWHAX	Address Valid Hold after End of Write Time	0		ns
TWLQZ	Start of Write to Output High-Z Time		10	ns
TWHQX	End of Write to Output Low-Z Time	5		ns
TWHWL (5)	End of Write to Start of Write Pulse Width	5		ns

(1) The timing specifications are referenced to the Timing Input / Output References diagrams and the Timing Reference Load Circuit diagrams. IBIS models should be used to evaluate timing under application load and conditions.
(2) For an NWE controlled write, NCS must be Low and CE must be High when NWE is Low.
(3) Can use NOE = High to hold Q in a High-Z state when NWE = High, NCS = Low and CE = High.
(4) Chip Enable (CE) pin not available on 28-Lead packages.
(5) Guaranteed but not tested.

WRITE CYCLE TIMING WAVEFORMS



TIMING INPUT / OUTPUT REFERENCES



Notes
(1) Input rise and fall times = 1ns between 90% and 10% levels.
(2) Timing parameter reference voltage level.
(3) ss: Low-Z VOH and VOL steady-state output voltage.
(4) High-Z output pin pulled to VDD/2 by Reference Load Circuit.

TIMING REFERENCE LOAD CIRCUIT



Notes
(1) Set to 5pF for T*QZ (Low-Z to High-Z) timing parameters.

FUNCTIONAL DESCRIPTION

SRAM Operation

SRAM operation is asynchronous. Operating modes are defined in the Truth Table. Read operations can be controlled by Address (A), Chip Enable (CE) or Chip Select (NCS). Write operations can be controlled by Write Enable (NWE), Chip Enable (CE) or Chip Select (NCS).

Read Operation

A read operation occurs when Chip Select (NCS) is low and Chip Enable (CE) and Write Enable (NWE) are high. The output drivers are controlled independently by the Output Enable (NOE) signal.

To control a read cycle with NCS/CE where TSLQV/TEHQV is the access time, all addresses must be valid TAVQV minus TSLQV/TEHQV prior to the enabling NCS/CE transition. Address transitions can occur later; however, the valid Data Output (Q) access time will then be defined by TAVQV instead of TSLQV/TEHQV. NCS/CE can disable the read at any time; however, Data Output drivers will enter a High-Z state TSHQZ/TELQZ later.

To control a read cycle with Address where TAVQV is the access time, NCS/CE must transition to active TSLQV/TEHQV minus TAVQV prior to the last Address transition. The NCS/CE active transition can occur later; however, the valid Data Output (Q) access time will then be defined by TSLQV/TEHQV instead of TAVQV. To perform consecutive read cycles, NCS/CE is held continuously low/high, and the toggling of any Address will start a new read cycle. Any amount of toggling or skew between Address transitions is permissible; however, Data Output will not become valid until TAVQV following the last occurring Address transition. The minimum Address activated read cycle time is TAVAVR which is the time between the last Address transition of the previous cycle and the first Address transition of the next cycle. The valid Data Output from a previous cycle will remain valid until TAXQX following the first Address transition of the next cycle.

Write Operation

A write operation occurs when Write Enable (NWE) and Chip Select (NCS) are low and Chip Enable (CE) is high. The write mode can be controlled via three different control signals: NWE, NCS or CE can start the write mode and end the write mode, but the write operation itself is defined by the overlap of NWE low, NCS low and CE high. All three modes of control are similar, except the NCS and CE controlled modes deselect the SRAM when NCS is high or CE is low between writes.

To write Data (D) into the SRAM, NWE and NCS must be held low and CE must be held high for at least TWLWH, TSLSH and TEHEL respectively. Any amount of skew between these signal transitions can be tolerated, and any one of these control signals can

start or end the write operation as long as there is sufficient overlap in these signals to ensure a valid write time (e.g., TSLWH, TWLSH, TEHWH and TWLEL).

Address inputs must be valid at least TAVWL/TAVSL/TAVEH before the start of write and TAVWH/TAVSH/TAVEL before the end of write and must remain valid during the write operation. Hold times for address inputs with respect to the end of write must be a minimum of TWHAX/TSHAX/TELAX. A Data Input (D) valid to the end of write time of TDVWH/TDVSH/TDVEL must be provided during the write operation. Hold times for Data Input with respect to the end of write must be at least TWHDX/TSHDX/TELDX. To avoid Data Input driver contention with the SRAM output driver, the Data Input (D) must not be applied until TWLQZ/TGHQZ/TSHQZ/TELQZ after the output drive (Q) is put into a High-Z condition by NWE/NOE/NCS/CE.

Consecutive write cycles are performed by toggling at least one of the start of write control signals for TWHWL/TSHSL/TELEH. If only one of these signals is used, the other two must be in their write enable states. The minimum write cycle time is TAVAVW/TAVAVS/TAVAVE.

Signal Integrity

As a general design practice, one should have good signal integrity which means input signals that are free of noise, glitches and ringing with rising and falling edges of ≤10ns. More specifically, an input is considered to have good signal integrity when the input voltage monotonically traverses the region between VIL and VIH in ≤10ns. This is especially important in a selected and enabled state. When the device is selected and enabled, the last transitioning input for the desired operation must have good signal integrity to maintain valid operation. The transitioning inputs that bring the device into and out of a selected and enabled state must also have good signal integrity to maintain valid operation. When the device is deselected and/or disabled, inputs can have poor signal integrity and even float as long as the inputs that are defining the deselected and/or disabled state stay within valid VIL and VIH voltage levels. However, floating inputs for an extended period of time is not recommended.

RELIABILITY

For many years Honeywell has been producing integrated circuits that meet the stringent reliability requirements of space and defense systems. Honeywell has delivered hundreds of thousands of QML parts since first becoming QML qualified in 1990. Using this proven approach Honeywell will assure the reliability of the products manufactured with the SOI CMOS process technology. This approach includes adhering to Honeywell's Quality Management Plan for:

- Designing in reliability by establishing electrical rules based on wear out mechanism characterization performed on specially designed test structures (electromigration, TDDB, hot carriers, bias temperature instability and radiation).
- Utilizing a structured and controlled design process.
- Statistically controlling wafer fabrication process with a continuous defect reduction process.
- Performing individual wafer lot acceptance through process monitor testing (includes radiation testing).
- Using characterized and qualified packages.
- Performing thorough product testing program based on MIL-PRF-38535 and MIL-STD 883.

SCREENING AND CONFORMANCE INSPECTION

The product test flow includes screening units with the applicable flow (Engineering Model, Class V or equivalent, Class Q or equivalent) and the appropriate periodic or lot Conformance Testing (Groups A, B, C, D, and E). Both the wafer process and the products are subject to periodic or lot based Technology Conformance Inspection (TCI) / Quality Conformance Inspection (QCI) tests as defined by Honeywell's Quality Management Plan.

Conformance Summary

Group A	General Electrical Tests
Group B	Mechanical – Resistance to Solvents, Bond Strength, Die Shear, Solderability
Group C	Life Tests - 1000 hours at 125C or equivalent
Group D	Package Related Mechanical Tests – Physical Dimensions, Lead Integrity, Thermal Shock, Temp Cycle, Moisture Resistance, Seal, Mechanical Shock, Vibration, Acceleration, Salt Atmosphere, Internal Water Vapor, Adhesion of Lead Finish
Group E	Radiation Tests

PACKAGE FEATURES

Feature	Description	Description	Description
Designation	N	R	X
Type	28-lead flat pack	28-lead DIP	36-lead CFP (bottom braze)
Body Construct	multi-layer ceramic (Al_2O_3)	multi-layer ceramic (Al_2O_3)	multi-layer ceramic (Al_2O_3)
VDD, VSS Planes	Yes	Yes	Yes
Lid Construct	Kovar	Kovar	Kovar
Lid Electrical Connection	VSS	VSS	VSS
VDD to VSS Chip Capacitors (Caps) (1)	User Option	User Option	User Option

(1) Default configuration is without package capacitors. Contact Honeywell for part ordering information if capacitors are desired.

PACKAGE DIAGRAMS

28-Lead Flat Pack, Designation = N



All dimensions in inches

A	0.105 ± 0.015
b	0.017 ± 0.002
C	0.003 to 0.006
D	0.720 ± 0.008
e	0.050 ± 0.005 [1]
E	0.500 ± 0.007
E2	0.380 ± 0.008
E3	0.060 ref
F	0.650 ± 0.005 [2]
G	0.035 ± 0.004
L	0.295 min [3]
Q	0.026 to 0.045
S	0.045 ± 0.010
U	0.130 ref
W	0.050 ref
X	0.075 ref
Y	0.010 ref

[1] BSC – Basic lead spacing between centers
[2] Where lead is brazed to package
[3] Parts delivered with leads unformed
[4] Lid connected to VSS

28-Lead DIP, Designation = R

For 28-Lead DIP description, see MIL-STD-1835, Type CDIP2-T28, Config. C, Dimensions D-10

36-Lead Flat Pack - Bottom Braze, Designation = X



All dimensions in inches

A	0.095 ± 0.014	M	0.008 ± 0.003
b	0.008 ± 0.002	N	0.050 ± 0.010
C	0.005 to 0.0075	O	0.090 ref
D	0.650 ± 0.010	P	0.015 ref
E	0.630 ± 0.007	R	0.075 ref
e	0.025 ± 0.002 [2]	S	0.113 ± 0.010
F	0.425 ± 0.005 [2]	T	0.050 ref
G	0.525 ± 0.005	U	0.030 ref
H	0.135 ± 0.005	V	0.080 ref
I	0.030 ± 0.005	W	0.005 ref
J	0.080 typ.	X	0.450 ref
L	0.285 ± 0.015	Y	0.400 ref

[1] Parts delivered with leads unformed
[2] At tie bar
[3] Lid tied to VSS

ORDERING INFORMATION (1)

Order Code

H LX 6256 N S H

SOURCE
H = Honeywell

PROCESS
LX = Low Power SOI

PART NUMBER
6256 = 32k x 8 SRAM

PACKAGE DESIGNATION
N = 28 Lead Flat pack (4)
R = 28 Lead DIP (4)
X = 36 Lead CFP (bottom braze) (4)
- = Bare Die (no package) (3)

SCREEN LEVEL
S = Non-QML Class Level S
B = Non-QML Class Level B
E = Engineering Model (2)

TOTAL DOSE HARDNESS
R = $1x10^5$ rad(Si)
F = $3x10^5$ rad(Si)
H = $1x10^6$ rad(Si)
N = No Level Guaranteed (2)

(1) Orders may be faxed to 763-954-2051.
Please contact our Customer Service Representative at 763-954-2474 or 1-800-323-8295 for further information.
(2) Engineering Model Description: Screen Level and Total Dose Hardness codes must be “E” and “N” respectively. Parameters are tested -55°C to 125°C, 24 hour burn-in, no radiation hardness guaranteed.
(3) Information herein applies to packaged parts. Contact Honeywell for bare die information.
(4) Default configuration is without package capacitors. Contact Honeywell for ordering information if capacitors are desired.

FIND OUT MORE

For more information about Honeywell’s family of radiation hardened integrated circuit products and services, visit www.honeywellmicroelectronics.com.

Honeywell reserves the right to make changes of any sort without notice to any and all products, technology and testing identified herein. You are advised to consult Honeywell or an authorized sales representative to verify that the information in this data sheet is current before ordering this product. Absent express contract terms to the contrary, Honeywell does not assume any liability of any sort arising out of the application or use of any product or circuit described herein; nor does it convey any license or other intellectual property rights of Honeywell or of third parties.

Honeywell International Inc.
12001 Highway 55
Plymouth, MN 55441
1-800-323-8295
www.honeywellmicroelectronics.com

ADS-14228 Rev. C
August 2014
©2014 Honeywell International Inc.

Honeywell